JPS5971184A - 記憶装置 - Google Patents
記憶装置Info
- Publication number
- JPS5971184A JPS5971184A JP57181125A JP18112582A JPS5971184A JP S5971184 A JPS5971184 A JP S5971184A JP 57181125 A JP57181125 A JP 57181125A JP 18112582 A JP18112582 A JP 18112582A JP S5971184 A JPS5971184 A JP S5971184A
- Authority
- JP
- Japan
- Prior art keywords
- bank
- cache memory
- memory
- cache
- storage device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57181125A JPS5971184A (ja) | 1982-10-15 | 1982-10-15 | 記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57181125A JPS5971184A (ja) | 1982-10-15 | 1982-10-15 | 記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5971184A true JPS5971184A (ja) | 1984-04-21 |
JPH0421222B2 JPH0421222B2 (enrdf_load_stackoverflow) | 1992-04-09 |
Family
ID=16095295
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57181125A Granted JPS5971184A (ja) | 1982-10-15 | 1982-10-15 | 記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5971184A (enrdf_load_stackoverflow) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6174041A (ja) * | 1984-09-18 | 1986-04-16 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | コンピュータ・メモリシステム |
JPS61109146A (ja) * | 1984-11-01 | 1986-05-27 | Fujitsu Ltd | 先行制御方式 |
JPS61267149A (ja) * | 1985-05-21 | 1986-11-26 | Nec Corp | デ−タ処理装置 |
JPS6444557A (en) * | 1987-08-12 | 1989-02-16 | Hitachi Ltd | Information processor |
JP2005339348A (ja) * | 2004-05-28 | 2005-12-08 | Renesas Technology Corp | 半導体装置 |
-
1982
- 1982-10-15 JP JP57181125A patent/JPS5971184A/ja active Granted
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6174041A (ja) * | 1984-09-18 | 1986-04-16 | インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション | コンピュータ・メモリシステム |
JPS61109146A (ja) * | 1984-11-01 | 1986-05-27 | Fujitsu Ltd | 先行制御方式 |
JPS61267149A (ja) * | 1985-05-21 | 1986-11-26 | Nec Corp | デ−タ処理装置 |
JPS6444557A (en) * | 1987-08-12 | 1989-02-16 | Hitachi Ltd | Information processor |
JP2005339348A (ja) * | 2004-05-28 | 2005-12-08 | Renesas Technology Corp | 半導体装置 |
US8032715B2 (en) | 2004-05-28 | 2011-10-04 | Renesas Electronics Corporation | Data processor |
Also Published As
Publication number | Publication date |
---|---|
JPH0421222B2 (enrdf_load_stackoverflow) | 1992-04-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5091851A (en) | Fast multiple-word accesses from a multi-way set-associative cache memory | |
JPS5830319Y2 (ja) | コンピユ−タシステム | |
US5586294A (en) | Method for increased performance from a memory stream buffer by eliminating read-modify-write streams from history buffer | |
US5404476A (en) | Multiprocessing system having a single translation lookaside buffer with reduced processor overhead | |
JPS6118222B2 (enrdf_load_stackoverflow) | ||
JP2561261B2 (ja) | バッファ記憶アクセス方法 | |
JPH0695972A (ja) | ディジタルコンピュータシステム | |
JPS5971184A (ja) | 記憶装置 | |
JPH0282330A (ja) | ムーブアウト・システム | |
JP2002041358A (ja) | プロセッサシステム | |
US5933856A (en) | System and method for processing of memory data and communication system comprising such system | |
JP2976980B2 (ja) | キャッシュ制御方式 | |
JP2001051898A (ja) | 階層キャッシュメモリのデータ参照方法、および、階層キャッシュメモリを含むデータ処理装置 | |
JPS61220047A (ja) | メモリ制御方式 | |
JP2845746B2 (ja) | マイクロプログラム制御装置 | |
JPH02226447A (ja) | コンピユータ・システムおよびその記憶装置アクセス方法 | |
JPS5854478A (ja) | 主記憶制御方法 | |
JP2000172564A (ja) | キャッシュ一致保証制御を行う情報処理装置 | |
JPH04506125A (ja) | キャッシュを備えた計算機 | |
JPS5842546B2 (ja) | ストア制御方式 | |
JPH02156352A (ja) | キャッシュメモリ | |
JPH02101552A (ja) | アドレス変換バッファ処理方式 | |
JPH06195263A (ja) | キャッシュ・メモリ・システム | |
JPS6093562A (ja) | 緩衝記憶制御装置 | |
JPH02304649A (ja) | キャッシュメモリ高速アクセス方式 |