JPS5963822A - 自己校正型クロック及びタイミング信号発生器 - Google Patents
自己校正型クロック及びタイミング信号発生器Info
- Publication number
- JPS5963822A JPS5963822A JP58153986A JP15398683A JPS5963822A JP S5963822 A JPS5963822 A JP S5963822A JP 58153986 A JP58153986 A JP 58153986A JP 15398683 A JP15398683 A JP 15398683A JP S5963822 A JPS5963822 A JP S5963822A
- Authority
- JP
- Japan
- Prior art keywords
- delay
- stage
- stages
- clock
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims description 8
- 230000004048 modification Effects 0.000 claims description 4
- 238000012986 modification Methods 0.000 claims description 4
- 230000001934 delay Effects 0.000 claims 2
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 13
- 238000005516 engineering process Methods 0.000 description 7
- 235000012431 wafers Nutrition 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000011084 recovery Methods 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000012546 transfer Methods 0.000 description 3
- 230000008901 benefit Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 238000013016 damping Methods 0.000 description 2
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000013461 design Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000000704 physical effect Effects 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 1
- 108010010803 Gelatin Proteins 0.000 description 1
- 240000007594 Oryza sativa Species 0.000 description 1
- 235000007164 Oryza sativa Nutrition 0.000 description 1
- 241001246312 Otis Species 0.000 description 1
- 235000016496 Panda oleosa Nutrition 0.000 description 1
- 240000000220 Panda oleosa Species 0.000 description 1
- 241000282887 Suidae Species 0.000 description 1
- 241000270666 Testudines Species 0.000 description 1
- 238000009933 burial Methods 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000000747 cardiac effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 235000013399 edible fruits Nutrition 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 238000010304 firing Methods 0.000 description 1
- 229920000159 gelatin Polymers 0.000 description 1
- 239000008273 gelatin Substances 0.000 description 1
- 235000019322 gelatine Nutrition 0.000 description 1
- 235000011852 gelatine desserts Nutrition 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 235000000396 iron Nutrition 0.000 description 1
- 230000007257 malfunction Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000006187 pill Substances 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000644 propagated effect Effects 0.000 description 1
- WRHZVMBBRYBTKZ-UHFFFAOYSA-N pyrrole-2-carboxylic acid Chemical compound OC(=O)C1=CC=CN1 WRHZVMBBRYBTKZ-UHFFFAOYSA-N 0.000 description 1
- 230000001105 regulatory effect Effects 0.000 description 1
- 235000009566 rice Nutrition 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 238000011144 upstream manufacturing Methods 0.000 description 1
- 230000004304 visual acuity Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/0805—Details of the phase-locked loop the loop being adapted to provide an additional control signal for use outside the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Pulse Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US06/412,490 US4494021A (en) | 1982-08-30 | 1982-08-30 | Self-calibrated clock and timing signal generator for MOS/VLSI circuitry |
| US412490 | 1982-08-30 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5963822A true JPS5963822A (ja) | 1984-04-11 |
| JPH0362052B2 JPH0362052B2 (enExample) | 1991-09-24 |
Family
ID=23633220
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58153986A Granted JPS5963822A (ja) | 1982-08-30 | 1983-08-23 | 自己校正型クロック及びタイミング信号発生器 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4494021A (enExample) |
| EP (1) | EP0103404B1 (enExample) |
| JP (1) | JPS5963822A (enExample) |
| BR (1) | BR8304643A (enExample) |
| DE (1) | DE3377560D1 (enExample) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62294320A (ja) * | 1986-06-13 | 1987-12-21 | Sony Corp | 論理回路 |
| JPS63146613A (ja) * | 1986-10-07 | 1988-06-18 | ウエスタン、デジタル、コ−ポレ−ション | 遅延回路 |
| JPH02296410A (ja) * | 1989-05-11 | 1990-12-07 | Mitsubishi Electric Corp | 遅延回路 |
| JPH03241918A (ja) * | 1990-02-20 | 1991-10-29 | Nippon Telegr & Teleph Corp <Ntt> | 信号発生器 |
| JPH098617A (ja) * | 1995-06-15 | 1997-01-10 | Nec Corp | ディレイ制御回路 |
| JPH09292930A (ja) * | 1996-04-25 | 1997-11-11 | Nec Corp | 信号伝達用タイミング調整装置 |
| WO2000065717A1 (fr) * | 1999-04-27 | 2000-11-02 | Seiko Epson Corporation | Circuit de generation d'horloge, convertisseur en serie/en parallele et convertisseur en serie/en parallele, et dispositif semi-conducteur |
| US6259293B1 (en) * | 1999-06-15 | 2001-07-10 | Mitsubishi Denki Kabushiki Kaisha | Delay circuitry, clock generating circuitry, and phase synchronization circuitry |
| WO2002011284A1 (fr) * | 2000-07-27 | 2002-02-07 | Thine Electronics, Inc. | Circuit integre a semi-conducteurs |
| DE10006927C2 (de) * | 1999-06-15 | 2003-04-17 | Mitsubishi Electric Corp | Verzögerungsschaltung |
| JPWO2010035309A1 (ja) * | 2008-09-24 | 2012-02-16 | 株式会社アドバンテスト | 遅延回路およびそれを用いたタイミング発生器および試験装置 |
Families Citing this family (114)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB8329511D0 (en) * | 1983-11-04 | 1983-12-07 | Inmos Ltd | Timing apparatus |
| US4625126A (en) * | 1984-06-29 | 1986-11-25 | Zilog, Inc. | Clock generator for providing non-overlapping clock signals |
| US4638191A (en) * | 1984-07-05 | 1987-01-20 | Hewlett-Packard Company | Amplitude insensitive delay line |
| EP0390226A1 (en) * | 1984-07-31 | 1990-10-03 | Yamaha Corporation | Jitter absorption circuit |
| US4641048A (en) * | 1984-08-24 | 1987-02-03 | Tektronix, Inc. | Digital integrated circuit propagation delay time controller |
| US4623805A (en) | 1984-08-29 | 1986-11-18 | Burroughs Corporation | Automatic signal delay adjustment apparatus |
| US4737670A (en) * | 1984-11-09 | 1988-04-12 | Lsi Logic Corporation | Delay control circuit |
| US4694197A (en) * | 1986-01-06 | 1987-09-15 | Rca Corporation | Control signal generator |
| US4691124A (en) * | 1986-05-16 | 1987-09-01 | Motorola, Inc. | Self-compensating, maximum speed integrated circuit |
| US4710653A (en) * | 1986-07-03 | 1987-12-01 | Grumman Aerospace Corporation | Edge detector circuit and oscillator using same |
| US4922141A (en) * | 1986-10-07 | 1990-05-01 | Western Digital Corporation | Phase-locked loop delay line |
| US5359727A (en) * | 1987-04-27 | 1994-10-25 | Hitachi, Ltd. | Clock generator using PLL and information processing system using the clock generator |
| US5086500A (en) * | 1987-08-07 | 1992-02-04 | Tektronix, Inc. | Synchronized system by adjusting independently clock signals arriving at a plurality of integrated circuits |
| US4801894A (en) * | 1987-10-23 | 1989-01-31 | Hewlett-Packard Company | Frequency detector for frequency locked loop |
| JPH021620A (ja) * | 1987-11-30 | 1990-01-05 | Toshiba Corp | 電圧制御発振回路 |
| US5087842A (en) * | 1988-01-06 | 1992-02-11 | Digital Equipment Corporation | Delay circuit having one of a plurality of delay lines which may be selected to provide an operation of a ring oscillator |
| EP0334983A1 (de) * | 1988-03-31 | 1989-10-04 | Deutsche ITT Industries GmbH | Integrierte CMOS/NMOS-Schaltung |
| US4912342A (en) * | 1988-05-05 | 1990-03-27 | Altera Corporation | Programmable logic device with array blocks with programmable clocking |
| JP2531742B2 (ja) * | 1988-05-17 | 1996-09-04 | 株式会社東芝 | 電圧制御発振回路 |
| US5349544A (en) * | 1988-06-15 | 1994-09-20 | Advanced Micro Devices, Inc. | Programmable system synchronizer |
| US5173617A (en) * | 1988-06-27 | 1992-12-22 | Motorola, Inc. | Digital phase lock clock generator without local oscillator |
| US4939389A (en) * | 1988-09-02 | 1990-07-03 | International Business Machines Corporation | VLSI performance compensation for off-chip drivers and clock generation |
| US4964117A (en) * | 1988-10-04 | 1990-10-16 | Vtc Incorporated | Timing synchronizing circuit for baseband data signals |
| US5008636A (en) * | 1988-10-28 | 1991-04-16 | Apollo Computer, Inc. | Apparatus for low skew system clock distribution and generation of 2X frequency clocks |
| US4988960A (en) * | 1988-12-21 | 1991-01-29 | Yamaha Corporation | FM demodulation device and FM modulation device employing a CMOS signal delay device |
| US5013944A (en) * | 1989-04-20 | 1991-05-07 | International Business Machines Corporation | Programmable delay line utilizing measured actual delays to provide a highly accurate delay |
| US4970418A (en) * | 1989-09-26 | 1990-11-13 | Apple Computer, Inc. | Programmable memory state machine for providing variable clocking to a multimode memory |
| US5045811A (en) * | 1990-02-02 | 1991-09-03 | Seagate Technology, Inc. | Tuned ring oscillator |
| US6751696B2 (en) * | 1990-04-18 | 2004-06-15 | Rambus Inc. | Memory device having a programmable register |
| IL96808A (en) * | 1990-04-18 | 1996-03-31 | Rambus Inc | Introductory / Origin Circuit Agreed Using High-Performance Brokerage |
| US5239213A (en) * | 1990-04-30 | 1993-08-24 | Advanced Micro Devices, Inc. | Precision timing control programmable logic device |
| JPH04157379A (ja) * | 1990-10-20 | 1992-05-29 | Fujitsu Ltd | 遅延測定方式 |
| US5159205A (en) * | 1990-10-24 | 1992-10-27 | Burr-Brown Corporation | Timing generator circuit including adjustable tapped delay line within phase lock loop to control timing of signals in the tapped delay line |
| US5111086A (en) * | 1990-11-19 | 1992-05-05 | Wang Laboratories, Inc. | Adjusting delay circuitry |
| US5157277A (en) * | 1990-12-28 | 1992-10-20 | Compaq Computer Corporation | Clock buffer with adjustable delay and fixed duty cycle output |
| JPH04351008A (ja) * | 1991-05-28 | 1992-12-04 | Sony Corp | ディジタルvco |
| US5126691A (en) * | 1991-06-17 | 1992-06-30 | Motorola, Inc. | Variable clock delay circuit |
| US5317219A (en) * | 1991-09-30 | 1994-05-31 | Data Delay Devices, Inc. | Compensated digital delay circuit |
| US5146121A (en) * | 1991-10-24 | 1992-09-08 | Northern Telecom Limited | Signal delay apparatus employing a phase locked loop |
| US5179303A (en) * | 1991-10-24 | 1993-01-12 | Northern Telecom Limited | Signal delay apparatus employing a phase locked loop |
| US5337254A (en) * | 1991-12-16 | 1994-08-09 | Hewlett-Packard Company | Programmable integrated circuit output pad |
| USRE38482E1 (en) * | 1992-05-28 | 2004-03-30 | Rambus Inc. | Delay stage circuitry for a ring oscillator |
| US5317202A (en) * | 1992-05-28 | 1994-05-31 | Intel Corporation | Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle |
| US5485490A (en) * | 1992-05-28 | 1996-01-16 | Rambus, Inc. | Method and circuitry for clock synchronization |
| JPH0612877A (ja) * | 1992-06-18 | 1994-01-21 | Toshiba Corp | 半導体集積回路 |
| US5521499A (en) * | 1992-12-23 | 1996-05-28 | Comstream Corporation | Signal controlled phase shifter |
| SE500929C2 (sv) * | 1993-02-24 | 1994-10-03 | Ellemtel Utvecklings Ab | Signalbehandlingskrets och förfarande för fördröjning av en binär periodisk insignal |
| US5585754A (en) * | 1993-04-02 | 1996-12-17 | Nec Corporation | Integrated digital circuit |
| US5281927A (en) * | 1993-05-20 | 1994-01-25 | Codex Corp. | Circuit and method of controlling a VCO with capacitive loads |
| US5436938A (en) * | 1993-08-19 | 1995-07-25 | Northern Telecom Limited | Phase error detector for a phase locked loop |
| FR2732839B1 (fr) * | 1993-12-27 | 1997-09-05 | Medin David L | Auto-etalonneur d'oscillateur |
| WO1995022206A1 (en) * | 1994-02-15 | 1995-08-17 | Rambus, Inc. | Delay-locked loop |
| US5539348A (en) * | 1994-03-17 | 1996-07-23 | Advanced Micro Devices, Inc. | Precise delay line circuit with predetermined reset time limit |
| US5554946A (en) * | 1994-04-08 | 1996-09-10 | International Business Machines Corporation | Timing signal generator |
| US5666079A (en) * | 1994-05-06 | 1997-09-09 | Plx Technology, Inc. | Binary relative delay line |
| KR970002949B1 (ko) * | 1994-05-25 | 1997-03-13 | 삼성전자 주식회사 | 디지탈 통신시스템의 클럭발생방법 및 그 회로 |
| US5600273A (en) * | 1994-08-18 | 1997-02-04 | Harris Corporation | Constant delay logic circuits and methods |
| JPH08111675A (ja) * | 1994-10-07 | 1996-04-30 | Mitsubishi Denki Eng Kk | 同期回路 |
| US5548237A (en) * | 1995-03-10 | 1996-08-20 | International Business Machines Corporation | Process tolerant delay circuit |
| JP3355894B2 (ja) * | 1995-09-27 | 2002-12-09 | 安藤電気株式会社 | 可変遅延回路 |
| US5744991A (en) | 1995-10-16 | 1998-04-28 | Altera Corporation | System for distributing clocks using a delay lock loop in a programmable logic circuit |
| KR100202193B1 (ko) * | 1995-12-30 | 1999-06-15 | 문정환 | 상보 클럭 발생 방법 및 클럭 발생기 |
| US6124744A (en) * | 1996-03-26 | 2000-09-26 | Kabushiki Kaisha Toshiba | Electronic circuit apparatus having circuits for effectively compensating for clock skew |
| US5801566A (en) * | 1996-04-03 | 1998-09-01 | Mitsubishi Electric Semiconductor Software Co., Ltd. | System clock generating circuit for a semiconductor device |
| US5777501A (en) * | 1996-04-29 | 1998-07-07 | Mosaid Technologies Incorporated | Digital delay line for a reduced jitter digital delay lock loop |
| JP3080007B2 (ja) * | 1996-08-28 | 2000-08-21 | 日本電気株式会社 | Pll回路 |
| US6060929A (en) * | 1996-09-20 | 2000-05-09 | Konica Corporation | Signal delay apparatus |
| US5959481A (en) * | 1997-02-18 | 1999-09-28 | Rambus Inc. | Bus driver circuit including a slew rate indicator circuit having a one shot circuit |
| GB9704719D0 (en) * | 1997-03-07 | 1997-04-23 | Plessey Semiconductors Ltd | Frequency tracking arrangements |
| US5861766A (en) * | 1997-04-17 | 1999-01-19 | Western Digital Corporation | Multimode frequency synthesizer having high loop gain in frequency seek mode |
| US6034558A (en) * | 1997-07-17 | 2000-03-07 | Credence Systems Corporation | Method and apparatus for compensating for thermal drift in a logic circuit |
| US6084933A (en) * | 1997-11-17 | 2000-07-04 | Advanced Micro Devices, Inc. | Chip operating conditions compensated clock generation |
| US6067648A (en) * | 1998-03-02 | 2000-05-23 | Tanisys Technology, Inc. | Programmable pulse generator |
| US6346827B1 (en) | 1998-09-09 | 2002-02-12 | Altera Corporation | Programmable logic device input/output circuit configurable as reference voltage input circuit |
| US6218876B1 (en) | 1999-01-08 | 2001-04-17 | Altera Corporation | Phase-locked loop circuitry for programmable logic devices |
| US6252419B1 (en) | 1999-01-08 | 2001-06-26 | Altera Corporation | LVDS interface incorporating phase-locked loop circuitry for use in programmable logic device |
| US6177844B1 (en) | 1999-01-08 | 2001-01-23 | Altera Corporation | Phase-locked loop or delay-locked loop circuitry for programmable logic devices |
| US6483886B1 (en) * | 1999-01-08 | 2002-11-19 | Altera Corporation | Phase-locked loop circuitry for programmable logic devices |
| US6472903B1 (en) | 1999-01-08 | 2002-10-29 | Altera Corporation | Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards |
| JP3452834B2 (ja) * | 1999-05-27 | 2003-10-06 | ローム株式会社 | 遅延回路 |
| US6563354B1 (en) * | 2000-03-22 | 2003-05-13 | Cypress Semiconductor Corp. | On-chip circuit to compensate output drive strength across process corners |
| GB2363009B (en) * | 2000-05-31 | 2004-05-05 | Mitel Corp | Reduced jitter phase lock loop using a technique multi-stage digital delay line |
| US6384658B1 (en) * | 2000-09-29 | 2002-05-07 | Intel Corporation | Clock splitter circuit to generate synchronized clock and inverted clock |
| GB2368473A (en) * | 2000-10-24 | 2002-05-01 | Advanced Risc Mach Ltd | Modified clock signal generator |
| US6832173B1 (en) | 2002-07-30 | 2004-12-14 | Altera Corporation | Testing circuit and method for phase-locked loop |
| US7024568B2 (en) * | 2002-09-06 | 2006-04-04 | National Semiconductor Corporation | Method and system for providing self-calibration for adaptively adjusting a power supply voltage in a digital processing system |
| US7010376B2 (en) * | 2002-10-25 | 2006-03-07 | Pulp And Paper Research Institute Of Canada | Diagnostic for poorly tuned control loops |
| US6940536B2 (en) * | 2002-11-07 | 2005-09-06 | Xerox Corporation | System architecture for scan line non-linearity compensation in a ROS system |
| US6867616B1 (en) | 2003-06-04 | 2005-03-15 | Altera Corporation | Programmable logic device serial interface having dual-use phase-locked loop circuitry |
| US7019570B2 (en) * | 2003-09-05 | 2006-03-28 | Altera Corporation | Dual-gain loop circuitry for programmable logic device |
| US6924678B2 (en) * | 2003-10-21 | 2005-08-02 | Altera Corporation | Programmable phase-locked loop circuitry for programmable logic device |
| US20070103141A1 (en) * | 2003-11-13 | 2007-05-10 | International Business Machines Corporation | Duty cycle measurment circuit for measuring and maintaining balanced clock duty cycle |
| US7400555B2 (en) * | 2003-11-13 | 2008-07-15 | International Business Machines Corporation | Built in self test circuit for measuring total timing uncertainty in a digital data path |
| US7961559B2 (en) * | 2003-11-13 | 2011-06-14 | International Business Machines Corporation | Duty cycle measurement circuit for measuring and maintaining balanced clock duty cycle |
| US7091760B1 (en) | 2004-02-25 | 2006-08-15 | Altera Corporation | DLL with adjustable phase shift using processed control signal |
| US7073629B2 (en) * | 2004-02-26 | 2006-07-11 | The Boeing Company | Ladder support apparatus and methods |
| US7259600B1 (en) | 2004-03-05 | 2007-08-21 | Marvell International Ltd. | Scalable integrated circuit architecture |
| US6998888B1 (en) * | 2004-03-05 | 2006-02-14 | Marvell International Ltd. | Scalable integrated circuit architecture with analog circuits |
| US7075365B1 (en) | 2004-04-22 | 2006-07-11 | Altera Corporation | Configurable clock network for programmable logic device |
| US7230495B2 (en) | 2004-04-28 | 2007-06-12 | Micron Technology, Inc. | Phase-locked loop circuits with reduced lock time |
| US20060012414A1 (en) * | 2004-07-15 | 2006-01-19 | Texas Instruments Incorporated | Circuit and method for generating a polyphase clock signal and system incorporating the same |
| US7330080B1 (en) | 2004-11-04 | 2008-02-12 | Transmeta Corporation | Ring based impedance control of an output driver |
| JP2006238309A (ja) * | 2005-02-28 | 2006-09-07 | Kawasaki Microelectronics Kk | 半導体集積回路 |
| US7323921B2 (en) * | 2005-11-22 | 2008-01-29 | Sigmatel, Inc. | Clock generator, system on a chip integrated circuit and methods for use therewith |
| US7436228B1 (en) | 2005-12-22 | 2008-10-14 | Altera Corporation | Variable-bandwidth loop filter methods and apparatus |
| US8130871B2 (en) * | 2006-01-09 | 2012-03-06 | Sigmatel, Inc. | Integrated circuit having radio receiver and methods for use therewith |
| US7728674B1 (en) | 2006-05-19 | 2010-06-01 | Altera Corporation | Voltage-controlled oscillator methods and apparatus |
| US7612595B2 (en) * | 2006-09-19 | 2009-11-03 | Melexis Tessenderlo Nv | Sequence independent non-overlapping digital signal generator with programmable delay |
| JP5183269B2 (ja) * | 2008-03-28 | 2013-04-17 | 株式会社アドバンテスト | バーニア遅延回路、それを用いた時間デジタル変換器および試験装置 |
| US8258883B2 (en) * | 2009-01-14 | 2012-09-04 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for characterizing process variations |
| US8547131B2 (en) * | 2009-04-03 | 2013-10-01 | Taiwan Semiconductor Manufacturing Company, Ltd. | System and method for observing threshold voltage variations |
| DE102013227177B4 (de) * | 2013-12-27 | 2023-08-03 | Beckhoff Automation Gmbh | Vorrichtung zum Generieren eines Zeitsignals und System mit solcher Vorrichtung |
| CN103941178B (zh) * | 2014-04-23 | 2017-07-18 | 北京大学 | 一种检测集成电路制造工艺中工艺波动的检测电路 |
| KR102692880B1 (ko) * | 2016-12-21 | 2024-08-08 | 주식회사 엘엑스세미콘 | 디스플레이 장치의 클럭 복원 회로 |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5022593B1 (enExample) * | 1970-06-15 | 1975-07-31 | ||
| JPS5338154B2 (enExample) * | 1973-08-24 | 1978-10-13 | ||
| US3996481A (en) * | 1974-11-19 | 1976-12-07 | International Business Machines Corporation | FET load gate compensator |
| US3953674A (en) * | 1975-04-04 | 1976-04-27 | Nasa | Telemetry Synchronizer |
| US4052673A (en) * | 1976-08-30 | 1977-10-04 | Rca Corporation | Combined controlled oscillator and frequency multiplier |
| US4091335A (en) * | 1976-12-13 | 1978-05-23 | Texas Instruments Incorporated | Phase locked loop using current controlled ring oscillator |
| US4103251A (en) * | 1977-05-05 | 1978-07-25 | The United States Of America As Represented By The Secretary Of The Navy | Stabilized delay line oscillator |
| US4185273A (en) * | 1977-07-27 | 1980-01-22 | The United States Of America As Represented By The Secretary Of The Navy | Data rate adaptive control device for Manchester code decoders |
| US4358741A (en) * | 1979-09-17 | 1982-11-09 | Ilc Data Device Corporation | Micro time and phase stepper |
| JPS5694654A (en) * | 1979-12-27 | 1981-07-31 | Toshiba Corp | Generating circuit for substrate bias voltage |
| US4344041A (en) * | 1981-02-27 | 1982-08-10 | Sperry Corporation | Biphase detector |
-
1982
- 1982-08-30 US US06/412,490 patent/US4494021A/en not_active Expired - Lifetime
-
1983
- 1983-08-11 EP EP83304638A patent/EP0103404B1/en not_active Expired
- 1983-08-11 DE DE8383304638T patent/DE3377560D1/de not_active Expired
- 1983-08-23 JP JP58153986A patent/JPS5963822A/ja active Granted
- 1983-08-26 BR BR8304643A patent/BR8304643A/pt not_active IP Right Cessation
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62294320A (ja) * | 1986-06-13 | 1987-12-21 | Sony Corp | 論理回路 |
| JPS63146613A (ja) * | 1986-10-07 | 1988-06-18 | ウエスタン、デジタル、コ−ポレ−ション | 遅延回路 |
| JPH02296410A (ja) * | 1989-05-11 | 1990-12-07 | Mitsubishi Electric Corp | 遅延回路 |
| JPH03241918A (ja) * | 1990-02-20 | 1991-10-29 | Nippon Telegr & Teleph Corp <Ntt> | 信号発生器 |
| JPH098617A (ja) * | 1995-06-15 | 1997-01-10 | Nec Corp | ディレイ制御回路 |
| JPH09292930A (ja) * | 1996-04-25 | 1997-11-11 | Nec Corp | 信号伝達用タイミング調整装置 |
| WO2000065717A1 (fr) * | 1999-04-27 | 2000-11-02 | Seiko Epson Corporation | Circuit de generation d'horloge, convertisseur en serie/en parallele et convertisseur en serie/en parallele, et dispositif semi-conducteur |
| US6414528B1 (en) | 1999-04-27 | 2002-07-02 | Seiko Epson Corporation | Clock generation circuit, serial/parallel conversion device and parallel/serial conversion device together with semiconductor device |
| US6259293B1 (en) * | 1999-06-15 | 2001-07-10 | Mitsubishi Denki Kabushiki Kaisha | Delay circuitry, clock generating circuitry, and phase synchronization circuitry |
| DE10006927C2 (de) * | 1999-06-15 | 2003-04-17 | Mitsubishi Electric Corp | Verzögerungsschaltung |
| WO2002011284A1 (fr) * | 2000-07-27 | 2002-02-07 | Thine Electronics, Inc. | Circuit integre a semi-conducteurs |
| US7158441B2 (en) | 2000-07-27 | 2007-01-02 | Thine Electronics, Inc. | Semiconductor integrated circuit |
| JPWO2010035309A1 (ja) * | 2008-09-24 | 2012-02-16 | 株式会社アドバンテスト | 遅延回路およびそれを用いたタイミング発生器および試験装置 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0362052B2 (enExample) | 1991-09-24 |
| DE3377560D1 (en) | 1988-09-01 |
| EP0103404A3 (en) | 1985-04-03 |
| US4494021A (en) | 1985-01-15 |
| EP0103404B1 (en) | 1988-07-27 |
| BR8304643A (pt) | 1984-04-10 |
| EP0103404A2 (en) | 1984-03-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5963822A (ja) | 自己校正型クロック及びタイミング信号発生器 | |
| USRE37232E1 (en) | Delay circuit device | |
| TW449956B (en) | Digital phase locked loop capable of suppressing jitter | |
| JP4619446B2 (ja) | 周波数逓倍回路 | |
| US6285226B1 (en) | Duty cycle correction circuit and method | |
| US6356122B2 (en) | Clock synthesizer with programmable input-output phase relationship | |
| US6711229B1 (en) | Method of synchronizing phase-locked loop, phase-locked loop and semiconductor provided with same | |
| JPH07202649A (ja) | 逓倍回路 | |
| US3976946A (en) | Circuit arrangement for frequency division by non-integral divisors | |
| JPH04105411A (ja) | 信号遅延回路、クロック信号発生回路及び集積回路システム | |
| JPH02276311A (ja) | 信号遅延回路及び該回路を用いたクロック信号発生回路 | |
| CN108233921A (zh) | 锁相环电路 | |
| US20110025381A1 (en) | Multi-phase clock divider circuit | |
| US6316982B1 (en) | Digital clock with controllable phase skew | |
| US8477898B2 (en) | Highly flexible fractional N frequency synthesizer | |
| US7952413B2 (en) | Clock generating circuit and clock generating method thereof | |
| US6208179B1 (en) | Dividing circuit and transistor stage therefor | |
| US7595677B2 (en) | Arbitrary clock circuit and applications thereof | |
| US7873134B2 (en) | Clock generation system | |
| JP7255790B2 (ja) | 半導体装置 | |
| US20070200641A1 (en) | System and method for multiple-phase clock generation | |
| US9543962B1 (en) | Apparatus and methods for single phase spot circuits | |
| KR20060108367A (ko) | 지연고정루프를 이용한 주파수 체배기 | |
| JPH11251880A (ja) | クロック逓倍回路 | |
| JPS5922972B2 (ja) | クロツク位相調整方式 |