JPS5954317A - コンパレ−タ - Google Patents
コンパレ−タInfo
- Publication number
- JPS5954317A JPS5954317A JP57164366A JP16436682A JPS5954317A JP S5954317 A JPS5954317 A JP S5954317A JP 57164366 A JP57164366 A JP 57164366A JP 16436682 A JP16436682 A JP 16436682A JP S5954317 A JPS5954317 A JP S5954317A
- Authority
- JP
- Japan
- Prior art keywords
- current
- output
- input
- differential
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Manipulation Of Pulses (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57164366A JPS5954317A (ja) | 1982-09-21 | 1982-09-21 | コンパレ−タ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57164366A JPS5954317A (ja) | 1982-09-21 | 1982-09-21 | コンパレ−タ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5954317A true JPS5954317A (ja) | 1984-03-29 |
| JPH0254692B2 JPH0254692B2 (enrdf_load_stackoverflow) | 1990-11-22 |
Family
ID=15791772
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57164366A Granted JPS5954317A (ja) | 1982-09-21 | 1982-09-21 | コンパレ−タ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS5954317A (enrdf_load_stackoverflow) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5772418A (en) * | 1980-10-23 | 1982-05-06 | Fujitsu Ltd | Level detecting circuit |
-
1982
- 1982-09-21 JP JP57164366A patent/JPS5954317A/ja active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5772418A (en) * | 1980-10-23 | 1982-05-06 | Fujitsu Ltd | Level detecting circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0254692B2 (enrdf_load_stackoverflow) | 1990-11-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2875922B2 (ja) | A/d変換器 | |
| JPS5995621A (ja) | 基準電圧回路 | |
| CN109728801A (zh) | 比较器和模数转换器 | |
| US4760286A (en) | Comparator with input offset current elimination | |
| JP3092529B2 (ja) | ウィンドウコンパレータ回路 | |
| US5212457A (en) | Input buffer with reduced offset for operational amplifiers or the like | |
| JPS5824042B2 (ja) | 電圧フオロワ回路 | |
| JPS5954317A (ja) | コンパレ−タ | |
| JP3082690B2 (ja) | 演算増幅回路 | |
| JPS60187112A (ja) | 差動増幅器 | |
| JPH05275942A (ja) | 差動増幅回路 | |
| US20180239378A1 (en) | Receiver and method for controller receiver | |
| JPS6112110A (ja) | 差動増幅器 | |
| JPH0230206A (ja) | 対数増幅回路 | |
| JPH06169225A (ja) | 電圧電流変換回路 | |
| JP2969665B2 (ja) | バイアス電圧設定回路 | |
| JP2566941B2 (ja) | 集積回路の直流オフセツト電圧補償回路 | |
| US4047118A (en) | Transistor amplifier circuit | |
| JP3213485B2 (ja) | 電流増幅率補償回路および充放電回路 | |
| JPS58141012A (ja) | バイアス回路 | |
| JP3063432B2 (ja) | 電圧制御増幅回路 | |
| JPH01180108A (ja) | 利得制御増幅器 | |
| JPS6324653Y2 (enrdf_load_stackoverflow) | ||
| JPS6175612A (ja) | 振幅制限回路 | |
| JPH0514075A (ja) | 差動増幅回路 |