JPS5943631A - レベル変換入力回路 - Google Patents

レベル変換入力回路

Info

Publication number
JPS5943631A
JPS5943631A JP57153901A JP15390182A JPS5943631A JP S5943631 A JPS5943631 A JP S5943631A JP 57153901 A JP57153901 A JP 57153901A JP 15390182 A JP15390182 A JP 15390182A JP S5943631 A JPS5943631 A JP S5943631A
Authority
JP
Japan
Prior art keywords
circuit
voltage
input
input circuit
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57153901A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0422050B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html
Inventor
Michio Asano
浅野 道雄
Akira Masaki
亮 正木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57153901A priority Critical patent/JPS5943631A/ja
Priority to KR1019830003735A priority patent/KR910004651B1/ko
Priority to CA000434825A priority patent/CA1229386A/en
Priority to EP83108741A priority patent/EP0102643B1/en
Priority to DE8383108741T priority patent/DE3373249D1/de
Priority to US06/529,763 priority patent/US4563601A/en
Publication of JPS5943631A publication Critical patent/JPS5943631A/ja
Publication of JPH0422050B2 publication Critical patent/JPH0422050B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/22Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175Coupling arrangements; Interface arrangements
    • H03K19/0185Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507Interface arrangements
    • H03K19/018521Interface arrangements of complementary type, e.g. CMOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003Modifications for increasing the reliability for protection
    • H03K19/00369Modifications for compensating variations of temperature, supply voltage or other physical parameters
    • H03K19/00384Modifications for compensating variations of temperature, supply voltage or other physical parameters in field effect transistor circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Nonlinear Science (AREA)
  • Logic Circuits (AREA)
JP57153901A 1982-09-06 1982-09-06 レベル変換入力回路 Granted JPS5943631A (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP57153901A JPS5943631A (ja) 1982-09-06 1982-09-06 レベル変換入力回路
KR1019830003735A KR910004651B1 (ko) 1982-09-06 1983-08-10 레벨 변환 입력 회로
CA000434825A CA1229386A (en) 1982-09-06 1983-08-17 Level conversion input circuit
EP83108741A EP0102643B1 (en) 1982-09-06 1983-09-05 Level conversion circuit
DE8383108741T DE3373249D1 (en) 1982-09-06 1983-09-05 Level conversion circuit
US06/529,763 US4563601A (en) 1982-09-06 1983-09-06 Level conversion input circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57153901A JPS5943631A (ja) 1982-09-06 1982-09-06 レベル変換入力回路

Publications (2)

Publication Number Publication Date
JPS5943631A true JPS5943631A (ja) 1984-03-10
JPH0422050B2 JPH0422050B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-04-15

Family

ID=15572580

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57153901A Granted JPS5943631A (ja) 1982-09-06 1982-09-06 レベル変換入力回路

Country Status (6)

Country Link
US (1) US4563601A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0102643B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS5943631A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR910004651B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
CA (1) CA1229386A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE3373249D1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6249567U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1985-09-14 1987-03-27
JPH024012A (ja) * 1987-12-18 1990-01-09 Texas Instr Inc <Ti> 電位レベル変換装置

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5999819A (ja) * 1982-11-27 1984-06-08 Hitachi Ltd 入力インタ−フエイス回路
US4645951A (en) * 1983-08-31 1987-02-24 Hitachi, Ltd. Semiconductor integrated circuit having a C-MOS internal logic block and an output buffer for providing ECL level signals
JPH0773205B2 (ja) * 1983-12-20 1995-08-02 株式会社日立製作所 レベル変換回路
US4626713A (en) * 1984-09-06 1986-12-02 Thomson Components-Mostek Corporation Trip-point clamping circuit for a semiconductor device
GB2178618A (en) * 1985-07-27 1987-02-11 Stc Plc Input buffer circuit for static ram
US4679215A (en) * 1985-12-06 1987-07-07 Sperry Corporation Exceedance counting integrating photo-diode array
US4717836A (en) * 1986-02-04 1988-01-05 Burr-Brown Corporation CMOS input level shifting circuit with temperature-compensating n-channel field effect transistor structure
US4704549A (en) * 1986-10-24 1987-11-03 Ncr Corporation CMOS to ECL converter-buffer
US4841175A (en) * 1987-01-23 1989-06-20 Siemens Aktiengesellschaft ECL-compatible input/output circuits in CMOS technology
US4785205A (en) * 1987-06-29 1988-11-15 Ncr Corporation High speed ECL to CMOS converter
US4835420A (en) * 1987-11-17 1989-05-30 Applied Micro Circuits Corporation Method and apparatus for signal level conversion with clamped capacitive bootstrap
JPH01195719A (ja) * 1988-01-30 1989-08-07 Nec Corp 半導体集積回路
US4855624A (en) * 1988-02-02 1989-08-08 National Semiconductor Corporation Low-power bipolar-CMOS interface circuit
US4866308A (en) * 1988-04-11 1989-09-12 International Business Machines Corporation CMOS to GPI interface circuit
JPH0282713A (ja) * 1988-09-19 1990-03-23 Fujitsu Ltd スイッチング補助回路
US4890019A (en) * 1988-09-20 1989-12-26 Digital Equipment Corporation Bilingual CMOS to ECL output buffer
US4888501A (en) * 1988-10-19 1989-12-19 Ncr Corporation ECL to CMOS converter
US5030856A (en) * 1989-05-04 1991-07-09 International Business Machines Corporation Receiver and level converter circuit with dual feedback
US4968905A (en) * 1989-08-25 1990-11-06 Ncr Corporation Temperature compensated high speed ECL-to-CMOS logic level translator
JPH082019B2 (ja) * 1989-09-13 1996-01-10 株式会社東芝 レベル変換回路
US5023487A (en) * 1989-09-29 1991-06-11 Texas Instruments Incorporated ECL/TTL-CMOS translator bus interface architecture
US5036226A (en) * 1989-10-23 1991-07-30 Ncr Corporation Signal converting circuit
DE4000665A1 (de) * 1990-01-11 1991-07-18 Siemens Ag Integrierbare transistorschaltstufe der logik-familie ntl
US5038057A (en) * 1990-05-29 1991-08-06 Motorola, Inc. ECL to CMOS logic translator
JP2855802B2 (ja) * 1990-06-27 1999-02-10 日本電気株式会社 レベル変換回路
JPH04126410A (ja) * 1990-09-17 1992-04-27 Fujitsu Ltd 半導体装置
JP3137413B2 (ja) * 1992-03-26 2001-02-19 株式会社東芝 セミカスタム集積回路
JP3050255B2 (ja) * 1992-10-14 2000-06-12 富士通株式会社 Ecl−cmosレベル変換回路
US5440248A (en) * 1994-01-31 1995-08-08 Texas Instruments Incorporated Power-saver differential input buffer
JP2783236B2 (ja) * 1996-01-31 1998-08-06 日本電気株式会社 レベル変換回路
JPH11102305A (ja) * 1997-09-29 1999-04-13 Oki Electric Ind Co Ltd インサーキットエミュレータ
GB2340683B (en) * 1998-08-10 2003-08-20 Sgs Thomson Microelectronics Controllable threshold inverter
GB2349996A (en) * 1999-05-12 2000-11-15 Sharp Kk Voltage level converter for an active matrix LCD
US6535017B1 (en) * 2001-12-20 2003-03-18 Honeywell International Inc. CMOS ECL input buffer

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5120728U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1974-07-31 1976-02-16
JPS5767331A (en) * 1980-10-14 1982-04-23 Toshiba Corp Bias varying circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1533231A (en) * 1974-11-07 1978-11-22 Hitachi Ltd Electronic circuits incorporating an electronic compensating circuit
US4023050A (en) * 1976-05-10 1977-05-10 Gte Laboratories Incorporated Logic level converter
US4128775A (en) * 1977-06-22 1978-12-05 National Semiconductor Corporation Voltage translator for interfacing TTL and CMOS circuits
US4150308A (en) * 1977-10-25 1979-04-17 Motorola, Inc. CMOS level shifter
US4242604A (en) * 1978-08-10 1980-12-30 National Semiconductor Corporation MOS Input circuit with selectable stabilized trip voltage
US4453095A (en) * 1982-07-16 1984-06-05 Motorola Inc. ECL MOS Buffer circuits

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5120728U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1974-07-31 1976-02-16
JPS5767331A (en) * 1980-10-14 1982-04-23 Toshiba Corp Bias varying circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6249567U (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1985-09-14 1987-03-27
JPH024012A (ja) * 1987-12-18 1990-01-09 Texas Instr Inc <Ti> 電位レベル変換装置

Also Published As

Publication number Publication date
JPH0422050B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-04-15
EP0102643B1 (en) 1987-08-26
KR910004651B1 (ko) 1991-07-09
US4563601A (en) 1986-01-07
DE3373249D1 (en) 1987-10-01
CA1229386A (en) 1987-11-17
KR840006112A (ko) 1984-11-21
EP0102643A1 (en) 1984-03-14

Similar Documents

Publication Publication Date Title
JPS5943631A (ja) レベル変換入力回路
JP3031313B2 (ja) 半導体回路
KR940006965B1 (ko) 출력회로
US7432762B2 (en) Circuit having enhanced input signal range
JPH0690655B2 (ja) 中間電位発生回路
GB2294143A (en) Sense amplifier
US6731169B2 (en) Differential amplifier circuit
JPH0946209A (ja) 入力バッファ回路
US4267501A (en) NMOS Voltage reference generator
JPS61118023A (ja) Mos型半導体集積回路の入力ゲ−ト回路
JP2001168705A (ja) 入力バッファ回路
JPH06177744A (ja) レベル変換回路
US6822513B1 (en) Symmetric and complementary differential amplifier
JP3449465B2 (ja) 入力回路及び半導体集積回路装置
JP2002314399A (ja) 半導体集積回路
JP2621140B2 (ja) センスアンプ回路
JP2809932B2 (ja) 入力バッファ回路
TWI895168B (zh) 轉壓器
JPH1127137A (ja) 半導体集積回路
JPH06291640A (ja) レベル変換回路
JPH02161817A (ja) インバーター回路
JPS60194603A (ja) Cmos技術により実現された、出力段のための集積増幅器
JP3196163B2 (ja) レベル変換回路
JPS62125713A (ja) 半導体集積回路
JP2000056846A (ja) 基準電圧発生回路および半導体集積回路