JPS59223987A - デジタル信号記憶装置 - Google Patents
デジタル信号記憶装置Info
- Publication number
- JPS59223987A JPS59223987A JP58093123A JP9312383A JPS59223987A JP S59223987 A JPS59223987 A JP S59223987A JP 58093123 A JP58093123 A JP 58093123A JP 9312383 A JP9312383 A JP 9312383A JP S59223987 A JPS59223987 A JP S59223987A
- Authority
- JP
- Japan
- Prior art keywords
- speed
- clock signal
- shift register
- memories
- shift registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000015654 memory Effects 0.000 claims abstract description 39
- 238000007796 conventional method Methods 0.000 abstract 1
- 230000003111 delayed effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 4
- 230000004044 response Effects 0.000 description 3
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000001052 transient effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
Landscapes
- Memory System (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58093123A JPS59223987A (ja) | 1983-05-26 | 1983-05-26 | デジタル信号記憶装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP58093123A JPS59223987A (ja) | 1983-05-26 | 1983-05-26 | デジタル信号記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59223987A true JPS59223987A (ja) | 1984-12-15 |
| JPS6329357B2 JPS6329357B2 (enExample) | 1988-06-13 |
Family
ID=14073741
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP58093123A Granted JPS59223987A (ja) | 1983-05-26 | 1983-05-26 | デジタル信号記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59223987A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO1999000734A1 (en) * | 1997-06-27 | 1999-01-07 | Hitachi, Ltd. | Memory module and data processing system |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52124827A (en) * | 1976-04-13 | 1977-10-20 | Nec Corp | Semiconductor memory unit |
| JPS5893123A (ja) * | 1982-11-11 | 1983-06-02 | シャープ株式会社 | 押釦スイツチ |
-
1983
- 1983-05-26 JP JP58093123A patent/JPS59223987A/ja active Granted
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS52124827A (en) * | 1976-04-13 | 1977-10-20 | Nec Corp | Semiconductor memory unit |
| JPS5893123A (ja) * | 1982-11-11 | 1983-06-02 | シャープ株式会社 | 押釦スイツチ |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6329357B2 (enExample) | 1988-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4315552B2 (ja) | 半導体集積回路装置 | |
| JP3979716B2 (ja) | クロック同期型メモリ装置及びそのスケジューラ回路 | |
| JPS63183679A (ja) | 高速ポインタをベースとした先入先出メモリ | |
| KR19990072385A (ko) | 상이한타이밍신호를정합시키는반도체장치 | |
| JPS60219675A (ja) | 時間軸変換回路 | |
| JPH0731614B2 (ja) | データ転送方法 | |
| JPH0480350B2 (enExample) | ||
| TW202226251A (zh) | 用於橫列可掃描閂鎖陣列的方法和電路 | |
| US4388701A (en) | Recirculating loop memory array having a shift register buffer for parallel fetching and storing | |
| US5033001A (en) | Dual mode memory read cycle time reduction system which generates read data clock signals from shifted and synchronized trigger signals | |
| US5787273A (en) | Multiple parallel identical finite state machines which share combinatorial logic | |
| JPH04301290A (ja) | 先入れ先出しメモリ回路 | |
| JPS59223987A (ja) | デジタル信号記憶装置 | |
| US5307472A (en) | Data transfer interface module | |
| JP2820462B2 (ja) | データ列発生装置 | |
| US5978295A (en) | Sequential access memories | |
| JPS59191657A (ja) | デジタル・パタ−ン発生器 | |
| SU982089A1 (ru) | Оперативное запоминающее устройство на динамических элементах пам ти | |
| JPS6129226A (ja) | チヤネルデ−タ分離装置 | |
| JPH0225567B2 (enExample) | ||
| JP2532718B2 (ja) | 半導体集積回路装置 | |
| JP3057728B2 (ja) | 半導体記憶装置 | |
| JPS6055853B2 (ja) | 履歴記憶回路 | |
| JPS6135373A (ja) | デジタル論理回路 | |
| SU1098002A1 (ru) | Устройство управлени обращением к пам ти |