JPS59177796A - 記憶装置の二重化制御方式 - Google Patents

記憶装置の二重化制御方式

Info

Publication number
JPS59177796A
JPS59177796A JP58049889A JP4988983A JPS59177796A JP S59177796 A JPS59177796 A JP S59177796A JP 58049889 A JP58049889 A JP 58049889A JP 4988983 A JP4988983 A JP 4988983A JP S59177796 A JPS59177796 A JP S59177796A
Authority
JP
Japan
Prior art keywords
storage device
stage
signal
regular
standby
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58049889A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0238969B2 (enrdf_load_stackoverflow
Inventor
Mitsuki Fukuzumi
福住　光記
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Fuji Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp, Fuji Electric Manufacturing Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP58049889A priority Critical patent/JPS59177796A/ja
Publication of JPS59177796A publication Critical patent/JPS59177796A/ja
Publication of JPH0238969B2 publication Critical patent/JPH0238969B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies

Landscapes

  • Techniques For Improving Reliability Of Storages (AREA)
JP58049889A 1983-03-25 1983-03-25 記憶装置の二重化制御方式 Granted JPS59177796A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58049889A JPS59177796A (ja) 1983-03-25 1983-03-25 記憶装置の二重化制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58049889A JPS59177796A (ja) 1983-03-25 1983-03-25 記憶装置の二重化制御方式

Publications (2)

Publication Number Publication Date
JPS59177796A true JPS59177796A (ja) 1984-10-08
JPH0238969B2 JPH0238969B2 (enrdf_load_stackoverflow) 1990-09-03

Family

ID=12843596

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58049889A Granted JPS59177796A (ja) 1983-03-25 1983-03-25 記憶装置の二重化制御方式

Country Status (1)

Country Link
JP (1) JPS59177796A (enrdf_load_stackoverflow)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61160165A (ja) * 1984-12-29 1986-07-19 Fuji Facom Corp 記憶装置の二重化状態保持方式
JPS61243548A (ja) * 1985-04-22 1986-10-29 Nec Corp デ−タ記憶装置
JPS61251949A (ja) * 1985-04-30 1986-11-08 Nec Corp デ−タ記憶装置
JPS62222348A (ja) * 1986-03-25 1987-09-30 Fuji Electric Co Ltd 演算ユニツトの二重化方式
JPS6472248A (en) * 1987-09-11 1989-03-17 Nec Corp Memory device

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52112248A (en) * 1976-03-18 1977-09-20 Nec Corp Data distribution signal processing system
JPS5584099A (en) * 1978-12-20 1980-06-24 Fujitsu Ltd Memory device
JPS55119761A (en) * 1979-03-10 1980-09-13 Fuji Electric Co Ltd Memory control unit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52112248A (en) * 1976-03-18 1977-09-20 Nec Corp Data distribution signal processing system
JPS5584099A (en) * 1978-12-20 1980-06-24 Fujitsu Ltd Memory device
JPS55119761A (en) * 1979-03-10 1980-09-13 Fuji Electric Co Ltd Memory control unit

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61160165A (ja) * 1984-12-29 1986-07-19 Fuji Facom Corp 記憶装置の二重化状態保持方式
JPS61243548A (ja) * 1985-04-22 1986-10-29 Nec Corp デ−タ記憶装置
JPS61251949A (ja) * 1985-04-30 1986-11-08 Nec Corp デ−タ記憶装置
JPS62222348A (ja) * 1986-03-25 1987-09-30 Fuji Electric Co Ltd 演算ユニツトの二重化方式
JPS6472248A (en) * 1987-09-11 1989-03-17 Nec Corp Memory device

Also Published As

Publication number Publication date
JPH0238969B2 (enrdf_load_stackoverflow) 1990-09-03

Similar Documents

Publication Publication Date Title
JP4210300B2 (ja) 電源投入状態での追加／取外しが可能なメモリ・チャネル
US4747041A (en) Automatic power control system which automatically activates and deactivates power to selected peripheral devices based upon system requirement
JP4210302B2 (ja) 単方向リンクを用いるメモリ・チャネル
JP4210301B2 (ja) 転置状態パターンを利用するメモリ・チャネル
EP0514075A2 (en) Fault tolerant processing section with dynamically reconfigurable voting
JP2006526849A (ja) ビットレーン・フェイルオーバーのあるメモリ・チャネル
JPS61500043A (ja) 制御チヤネルインタ−フエイス回路
EP0333593B1 (en) A data processing system capable of fault diagnosis
US20210311889A1 (en) Memory device and associated flash memory controller
JPS59177796A (ja) 記憶装置の二重化制御方式
JP4755050B2 (ja) データ処理装置、モード管理装置、及びモード管理方法
US4225959A (en) Tri-state bussing system
JPH0122653B2 (enrdf_load_stackoverflow)
KR20030082894A (ko) 트랜시버 내의 기억매체에 기록된 데이터를 자동적으로백업하는 마이크로 컴퓨터 시스템 및 그것에 접속되는트랜시버
JPH05307491A (ja) 多重化処理装置の切替方法および装置
JPS584427A (ja) 複数のシリアルバスル−プを有するマルチコンピユ−タシステム
US5548716A (en) Recording medium dualizing system
JPH0315213B2 (enrdf_load_stackoverflow)
JPH0486933A (ja) データ転送制御回路
JP2549849B2 (ja) 多重化メモリ装置
JPH01302452A (ja) マイクロプログラム制御装置
KR20010028615A (ko) 교환기의 이중화 장치
JPS59136828A (ja) 多重アクセス制御方法
JPH02302855A (ja) メモリ制御装置
JPH0139134B2 (enrdf_load_stackoverflow)