JPS59171235A - フレ−ム同期方法 - Google Patents

フレ−ム同期方法

Info

Publication number
JPS59171235A
JPS59171235A JP58044902A JP4490283A JPS59171235A JP S59171235 A JPS59171235 A JP S59171235A JP 58044902 A JP58044902 A JP 58044902A JP 4490283 A JP4490283 A JP 4490283A JP S59171235 A JPS59171235 A JP S59171235A
Authority
JP
Japan
Prior art keywords
synchronization
frame
frame synchronization
signal
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58044902A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6410974B2 (enExample
Inventor
Koichi Honma
光一 本間
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58044902A priority Critical patent/JPS59171235A/ja
Publication of JPS59171235A publication Critical patent/JPS59171235A/ja
Publication of JPS6410974B2 publication Critical patent/JPS6410974B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
JP58044902A 1983-03-17 1983-03-17 フレ−ム同期方法 Granted JPS59171235A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58044902A JPS59171235A (ja) 1983-03-17 1983-03-17 フレ−ム同期方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58044902A JPS59171235A (ja) 1983-03-17 1983-03-17 フレ−ム同期方法

Publications (2)

Publication Number Publication Date
JPS59171235A true JPS59171235A (ja) 1984-09-27
JPS6410974B2 JPS6410974B2 (enExample) 1989-02-22

Family

ID=12704397

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58044902A Granted JPS59171235A (ja) 1983-03-17 1983-03-17 フレ−ム同期方法

Country Status (1)

Country Link
JP (1) JPS59171235A (enExample)

Also Published As

Publication number Publication date
JPS6410974B2 (enExample) 1989-02-22

Similar Documents

Publication Publication Date Title
JPH0671241B2 (ja) スペクトラム拡散通信の初期同期方式
JPS60170344A (ja) 選択呼出受信装置
JPH0582094B2 (enExample)
JP2639319B2 (ja) 半導体装置
JPH06209436A (ja) 相互連結システムに用いるための装置
JPS59171235A (ja) フレ−ム同期方法
JP2572271B2 (ja) 同期引込み回路
JP2724323B2 (ja) 信号切換装置および信号切換方法
JPS58225756A (ja) 直列デ−タ通信装置
JPS615654A (ja) デイジタル回線終端置の初期設定方式
JP3230308B2 (ja) リング型ｌａｎ
JP2969868B2 (ja) 定間隔短固定長データ伝送方式
JP2556169B2 (ja) クロック切替回路
JPH06104875A (ja) シリアルポート
JPS58195347A (ja) 回線伝送速度の自動切換え方式
JPS62299138A (ja) デ−タインタフエ−ス装置の電気的接続条件選択方式
JPH06209350A (ja) モデム装置
JPH03126332A (ja) 無線選択呼出受信機
JPS62123541A (ja) 受信デ−タバッファ制御方式
JPH06205008A (ja) 通信方法
JPS60260263A (ja) メ−ル通信方式
JPS6161544A (ja) デイジタル交換機用インタ−フエ−ス装置
JPH05136844A (ja) 受信制御方式
JPH0311133B2 (enExample)
JPS648505B2 (enExample)