JPS59144246A - デ−タ受信制御方式 - Google Patents

デ−タ受信制御方式

Info

Publication number
JPS59144246A
JPS59144246A JP58019187A JP1918783A JPS59144246A JP S59144246 A JPS59144246 A JP S59144246A JP 58019187 A JP58019187 A JP 58019187A JP 1918783 A JP1918783 A JP 1918783A JP S59144246 A JPS59144246 A JP S59144246A
Authority
JP
Japan
Prior art keywords
data
register
circuit
received
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP58019187A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0137019B2 (enrdf_load_stackoverflow
Inventor
Toshio Tsukui
津久井　利雄
Teruo Tobe
戸部　照雄
Kiyoshi Washida
鷲田　清志
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP58019187A priority Critical patent/JPS59144246A/ja
Publication of JPS59144246A publication Critical patent/JPS59144246A/ja
Publication of JPH0137019B2 publication Critical patent/JPH0137019B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/22—Handling requests for interconnection or transfer for access to input/output bus using successive scanning, e.g. polling

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
JP58019187A 1983-02-08 1983-02-08 デ−タ受信制御方式 Granted JPS59144246A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58019187A JPS59144246A (ja) 1983-02-08 1983-02-08 デ−タ受信制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58019187A JPS59144246A (ja) 1983-02-08 1983-02-08 デ−タ受信制御方式

Publications (2)

Publication Number Publication Date
JPS59144246A true JPS59144246A (ja) 1984-08-18
JPH0137019B2 JPH0137019B2 (enrdf_load_stackoverflow) 1989-08-03

Family

ID=11992328

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58019187A Granted JPS59144246A (ja) 1983-02-08 1983-02-08 デ−タ受信制御方式

Country Status (1)

Country Link
JP (1) JPS59144246A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61264829A (ja) * 1985-05-17 1986-11-22 Fujitsu Ltd ネツトワ−ク制御装置の割込み制御方式
JPH0516619U (ja) * 1991-08-06 1993-03-02 大日本印刷株式会社 クラツシユ機能を有するカートン

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61264829A (ja) * 1985-05-17 1986-11-22 Fujitsu Ltd ネツトワ−ク制御装置の割込み制御方式
JPH0516619U (ja) * 1991-08-06 1993-03-02 大日本印刷株式会社 クラツシユ機能を有するカートン

Also Published As

Publication number Publication date
JPH0137019B2 (enrdf_load_stackoverflow) 1989-08-03

Similar Documents

Publication Publication Date Title
JPH07271403A (ja) 非運用系メモリ更新方式
JPS59144246A (ja) デ−タ受信制御方式
JP2609768B2 (ja) 制御情報読出しデータの誤り検出方式
JP2704062B2 (ja) 情報処理装置
JPS62226353A (ja) Ｒａｓ回路付記憶装置
JPH064331A (ja) １０進チェック回路
JP2908117B2 (ja) ベクトル演算処理装置
JPS59123055A (ja) 命令処理方式
JP2979918B2 (ja) 割り込み検出回路
JPH04115339A (ja) メモリエラー処理システム
JPH02297235A (ja) メモリデータ保護回路
JPH03233639A (ja) マイクロプログラム制御装置
JPS62125453A (ja) 記憶装置
JPS6052455B2 (ja) パリティ検出機能のチェック方式
JPH05143320A (ja) 浮動小数点演算方式および浮動小数点演算装置
JPS58217058A (ja) デ−タの誤り検定処理方式
JPS6325380B2 (enrdf_load_stackoverflow)
JPS59121451A (ja) 情報処理装置
JPS61109154A (ja) 固定デ−タ・レジスタのエラ−検出方式
JPH03256131A (ja) セグメント属性としてパリティモードを持つ電子計算機
JPS58169614A (ja) バス制御方式
JPH0452742A (ja) 記憶装置異常検出回路
JPS59119454A (ja) 情報処理装置の障害報告方式
JPS6039249A (ja) 演算装置
JPH05298201A (ja) 情報処理システムのシステムバスエラー処理方式