JPS59120884A - 回路ブロツクの樹脂封止構造 - Google Patents

回路ブロツクの樹脂封止構造

Info

Publication number
JPS59120884A
JPS59120884A JP57228953A JP22895382A JPS59120884A JP S59120884 A JPS59120884 A JP S59120884A JP 57228953 A JP57228953 A JP 57228953A JP 22895382 A JP22895382 A JP 22895382A JP S59120884 A JPS59120884 A JP S59120884A
Authority
JP
Japan
Prior art keywords
resin
hole
conductor pattern
chip
active surface
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57228953A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6354222B2 (enrdf_load_stackoverflow
Inventor
Kunio Sakuma
佐久間 国雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Suwa Seikosha KK
Original Assignee
Seiko Epson Corp
Suwa Seikosha KK
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Suwa Seikosha KK filed Critical Seiko Epson Corp
Priority to JP57228953A priority Critical patent/JPS59120884A/ja
Priority to CH694183A priority patent/CH660551GA3/fr
Publication of JPS59120884A publication Critical patent/JPS59120884A/ja
Priority to US06/891,084 priority patent/US4644445A/en
Publication of JPS6354222B2 publication Critical patent/JPS6354222B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/28Applying non-metallic protective coatings
    • H05K3/284Applying non-metallic protective coatings for encapsulating mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15151Shape the die mounting substrate comprising an aperture, e.g. for underfilling, outgassing, window type wire connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Electric Clocks (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
JP57228953A 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造 Granted JPS59120884A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP57228953A JPS59120884A (ja) 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造
CH694183A CH660551GA3 (enrdf_load_stackoverflow) 1982-12-27 1983-12-27
US06/891,084 US4644445A (en) 1982-12-27 1986-07-31 Resin mounting structure for an integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57228953A JPS59120884A (ja) 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造

Publications (2)

Publication Number Publication Date
JPS59120884A true JPS59120884A (ja) 1984-07-12
JPS6354222B2 JPS6354222B2 (enrdf_load_stackoverflow) 1988-10-27

Family

ID=16884439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57228953A Granted JPS59120884A (ja) 1982-12-27 1982-12-27 回路ブロツクの樹脂封止構造

Country Status (1)

Country Link
JP (1) JPS59120884A (enrdf_load_stackoverflow)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62184494U (enrdf_load_stackoverflow) * 1986-05-15 1987-11-24
JPS6455490U (enrdf_load_stackoverflow) * 1987-10-02 1989-04-05
US5438216A (en) * 1992-08-31 1995-08-01 Motorola, Inc. Light erasable multichip module
US6107689A (en) * 1996-07-30 2000-08-22 Kabushiki Kaisha Toshiba Semiconductor device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62184494U (enrdf_load_stackoverflow) * 1986-05-15 1987-11-24
JPS6455490U (enrdf_load_stackoverflow) * 1987-10-02 1989-04-05
US5438216A (en) * 1992-08-31 1995-08-01 Motorola, Inc. Light erasable multichip module
US6107689A (en) * 1996-07-30 2000-08-22 Kabushiki Kaisha Toshiba Semiconductor device

Also Published As

Publication number Publication date
JPS6354222B2 (enrdf_load_stackoverflow) 1988-10-27

Similar Documents

Publication Publication Date Title
KR100280762B1 (ko) 노출 후부를 갖는 열적 강화된 반도체 장치 및 그 제조방법
US5708300A (en) Semiconductor device having contoured package body profile
JPH10284525A (ja) 半導体装置の製造方法
KR960019690A (ko) 반도체장치의 제조방법
US20020149104A1 (en) Integrated circuit package configuration having an encapsulating body with a flanged portion and an encapsulating mold for molding the encapsulating body
JPS59120884A (ja) 回路ブロツクの樹脂封止構造
KR100963151B1 (ko) 반도체 패키지 몰딩용 금형 및 이를 이용한 몰딩 방법
JPH06132362A (ja) テープキャリア、それを用いた半導体装置及びその製造方法
JPH0484452A (ja) 樹脂封止型半導体装置
JPH04215461A (ja) 半導体パッケージ
JPH03228355A (ja) 混成集積回路基板
JP3648238B2 (ja) 半導体装置の製造方法
JPH01146376A (ja) チップled
JPH09307026A (ja) 電子モジュール構造
JP3061114U (ja) 半導体装置のモ―ルド樹脂
JPH09199639A (ja) 半導体装置およびその成形方法
JPH0990007A (ja) 磁気センサ及びそのパッケージング方法
JPH0222886A (ja) 混成集積回路
JPH11288978A (ja) 半導体装置
KR940008644Y1 (ko) 시스템 보드 레벨 패키지
KR100244509B1 (ko) 반도체 패키지의 제조방법
JPS61140157A (ja) 樹脂封止型半導体装置
JPH05291461A (ja) 樹脂封止型半導体装置
JPH03220757A (ja) 半導体モジュール
JPH05129353A (ja) 半導体製造装置