JPS5896742A - 半導体素子の接続方法 - Google Patents
半導体素子の接続方法Info
- Publication number
- JPS5896742A JPS5896742A JP56195922A JP19592281A JPS5896742A JP S5896742 A JPS5896742 A JP S5896742A JP 56195922 A JP56195922 A JP 56195922A JP 19592281 A JP19592281 A JP 19592281A JP S5896742 A JPS5896742 A JP S5896742A
- Authority
- JP
- Japan
- Prior art keywords
- electrodes
- electrode
- conductive paste
- external circuit
- connection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 35
- 238000000034 method Methods 0.000 title claims abstract description 24
- 239000000853 adhesive Substances 0.000 abstract description 4
- 230000001070 adhesive effect Effects 0.000 abstract description 4
- 239000000758 substrate Substances 0.000 abstract 1
- 239000002184 metal Substances 0.000 description 4
- 229910052751 metal Inorganic materials 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 238000005452 bending Methods 0.000 description 2
- 239000000969 carrier Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000003795 chemical substances by application Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/82—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected by forming build-up interconnects at chip-level, e.g. for high density interconnects [HDI]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73267—Layer and HDI connectors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/321—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by conductive adhesives
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Led Device Packages (AREA)
- Led Devices (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56195922A JPS5896742A (ja) | 1981-12-04 | 1981-12-04 | 半導体素子の接続方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56195922A JPS5896742A (ja) | 1981-12-04 | 1981-12-04 | 半導体素子の接続方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5896742A true JPS5896742A (ja) | 1983-06-08 |
JPH0131690B2 JPH0131690B2 (enrdf_load_stackoverflow) | 1989-06-27 |
Family
ID=16349208
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56195922A Granted JPS5896742A (ja) | 1981-12-04 | 1981-12-04 | 半導体素子の接続方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5896742A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013546188A (ja) * | 2010-12-03 | 2013-12-26 | ネーデルランドセ・オルガニサティ・フォール・トゥーヘパスト−ナトゥールウェテンスハッペライク・オンデルズーク・テーエヌオー | フレキシブル基板上に電気構成要素を組み立てる方法および装置、ならびに電気構成要素とフレキシブル基板との組立体 |
-
1981
- 1981-12-04 JP JP56195922A patent/JPS5896742A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2013546188A (ja) * | 2010-12-03 | 2013-12-26 | ネーデルランドセ・オルガニサティ・フォール・トゥーヘパスト−ナトゥールウェテンスハッペライク・オンデルズーク・テーエヌオー | フレキシブル基板上に電気構成要素を組み立てる方法および装置、ならびに電気構成要素とフレキシブル基板との組立体 |
Also Published As
Publication number | Publication date |
---|---|
JPH0131690B2 (enrdf_load_stackoverflow) | 1989-06-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900008665B1 (ko) | 반도체장치의 제조방법 | |
JPH11219420A (ja) | Icカードモジュール、icカード及びそれらの製造方法 | |
US4200975A (en) | Additive method of forming circuit crossovers | |
JP2894594B2 (ja) | ソルダーバンプを有するノウングッドダイの製造方法 | |
JPS5896742A (ja) | 半導体素子の接続方法 | |
JPH03190238A (ja) | 半導体チップおよびそれを用いた実装構造体 | |
JPH0214779B2 (enrdf_load_stackoverflow) | ||
JPH04171949A (ja) | 半導体装置の製造方法及び半導体装置の製造装置 | |
JPS6279638A (ja) | 絶縁材料製の枠の開放部内に懸架されたicを基板上に取付ける方法 | |
JPS62132331A (ja) | 半導体装置の製造方法 | |
JPH01170027A (ja) | 半導体実装方法 | |
JPH07201928A (ja) | フィルムキャリア及び半導体装置 | |
JP2542675B2 (ja) | 半導体装置 | |
JP2748759B2 (ja) | フィルムキャリアテープの製造方法 | |
JP2879159B2 (ja) | 電気的接続部材及び金属バンプの形成方法 | |
JPS58125878A (ja) | 発光素子固定基板 | |
JPS6086853A (ja) | 半導体装置の製造方法 | |
JPH05283473A (ja) | フィルムキャリア半導体装置とその製造方法 | |
JP2521693B2 (ja) | 半導体装置及び半導体装置の製造方法 | |
JP2523641B2 (ja) | 半導体装置 | |
JPS58116744A (ja) | 半導体素子の接続方法 | |
JPH04162734A (ja) | 半導体装置及びその形成方法 | |
JP2754712B2 (ja) | 半導体装置 | |
JPH02224362A (ja) | 半導体装置の製造方法 | |
JPH04154137A (ja) | フィルムキャリヤーテープの製造方法 |