JPS5853383B2 - デ−タ処理システムにおける情報転送機構 - Google Patents

デ−タ処理システムにおける情報転送機構

Info

Publication number
JPS5853383B2
JPS5853383B2 JP51080000A JP8000076A JPS5853383B2 JP S5853383 B2 JPS5853383 B2 JP S5853383B2 JP 51080000 A JP51080000 A JP 51080000A JP 8000076 A JP8000076 A JP 8000076A JP S5853383 B2 JPS5853383 B2 JP S5853383B2
Authority
JP
Japan
Prior art keywords
address
register
data
processor
sub
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP51080000A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5211740A (en
Inventor
エバーハード・ゴールドバツハ
ジーグフリード・ノイベル
ハインツ・ドレツシヤー
フリードリツヒ・ラウシユ
ヘルムート・ペインケ
ペーター・マンハーツ
ペーター・ルドルフ
ホルスト・フオン・デル・ハイデン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JPS5211740A publication Critical patent/JPS5211740A/ja
Publication of JPS5853383B2 publication Critical patent/JPS5853383B2/ja
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646Configuration or reconfiguration
    • G06F12/0653Configuration or reconfiguration with centralised address assignment
    • G06F12/0661Configuration or reconfiguration with centralised address assignment and decentralised selection
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4208Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a system bus, e.g. VME bus, Futurebus, Multibus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Complex Calculations (AREA)
JP51080000A 1975-07-10 1976-07-07 デ−タ処理システムにおける情報転送機構 Expired JPS5853383B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19752530887 DE2530887C3 (de) 1975-07-10 1975-07-10 Steuereinrichtung zum Informationsaustausch

Publications (2)

Publication Number Publication Date
JPS5211740A JPS5211740A (en) 1977-01-28
JPS5853383B2 true JPS5853383B2 (ja) 1983-11-29

Family

ID=5951191

Family Applications (1)

Application Number Title Priority Date Filing Date
JP51080000A Expired JPS5853383B2 (ja) 1975-07-10 1976-07-07 デ−タ処理システムにおける情報転送機構

Country Status (5)

Country Link
JP (1) JPS5853383B2 (pt)
DE (1) DE2530887C3 (pt)
FR (1) FR2317704A1 (pt)
GB (1) GB1501035A (pt)
IT (1) IT1063307B (pt)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5085266U (pt) * 1973-12-06 1975-07-21
DE3164641D1 (en) * 1980-02-29 1984-08-16 Ibm Time division multiple access satellite communications controller
US4328543A (en) 1980-03-25 1982-05-04 Ibm Corporation Control architecture for a communications controller
JPS61139868A (ja) * 1984-12-13 1986-06-27 Fujitsu Ltd ブロ−ドキヤストバス制御方式
JPS62226263A (ja) * 1986-03-27 1987-10-05 Nec Corp マルチプロセツサ装置
JP2561120B2 (ja) * 1988-03-17 1996-12-04 ニッタン 株式会社 警報監視制御装置
FR2664077B1 (fr) * 1990-06-29 1993-06-04 Alcatel Transmission Dispositif de telegestion d'une pluralite de sous-ensembles electroniques.
JP2552784B2 (ja) * 1991-11-28 1996-11-13 富士通株式会社 並列データ処理制御方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49114846A (pt) * 1973-02-28 1974-11-01

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2256706A5 (pt) * 1973-12-27 1975-07-25 Cii

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49114846A (pt) * 1973-02-28 1974-11-01

Also Published As

Publication number Publication date
DE2530887C3 (de) 1980-07-17
FR2317704B1 (pt) 1979-04-06
JPS5211740A (en) 1977-01-28
DE2530887A1 (de) 1977-01-13
FR2317704A1 (fr) 1977-02-04
IT1063307B (it) 1985-02-11
GB1501035A (en) 1978-02-15
DE2530887B2 (de) 1979-10-31

Similar Documents

Publication Publication Date Title
US3710348A (en) Connect modules
JP3645281B2 (ja) 共用メモリを有するマルチプロセッサ・システム
US4704678A (en) Function set for a microcomputer
JP3030342B2 (ja) カード
JPH0472255B2 (pt)
GB2026218A (en) Refresh timing in memory system
JPS598846B2 (ja) マイクロプログラム可能な周辺制御装置
US4403287A (en) Microprocessor architecture having internal access means
US20030034544A1 (en) Microcomputer
US4338662A (en) Microinstruction processing unit responsive to interruption priority order
JPS5853383B2 (ja) デ−タ処理システムにおける情報転送機構
JPS6211734B2 (pt)
JPH0750450B2 (ja) 冗長メモリアレイ
US4646236A (en) Pipelined control apparatus with multi-process address storage
US20050172102A1 (en) Array-type computer processor
US5339320A (en) Architecture of circuitry for generating test mode signals
EP0020972B1 (en) Program controlled microprocessing apparatus
KR0134365B1 (ko) 원칩 마이크로컴퓨터 및 이의 프로그램 메모리 및 데이타 메모리를 액세스하는 방법.
EP0325423A2 (en) An error detecting circuit for a decoder
JPH0581145A (ja) Eepromへのデータ書き込み回路
JPS6142298B2 (pt)
JPS58222497A (ja) マイクロプログラム制御装置
JPH02183332A (ja) プログラムド制御方式
JPH09274611A (ja) マイクロコンピュータ
JPH0312757A (ja) メモリカード