JPS58169276A - マルチ計算機システム - Google Patents

マルチ計算機システム

Info

Publication number
JPS58169276A
JPS58169276A JP57050997A JP5099782A JPS58169276A JP S58169276 A JPS58169276 A JP S58169276A JP 57050997 A JP57050997 A JP 57050997A JP 5099782 A JP5099782 A JP 5099782A JP S58169276 A JPS58169276 A JP S58169276A
Authority
JP
Japan
Prior art keywords
station
input
computer
output device
occupied
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57050997A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6336025B2 (enExample
Inventor
Masakazu Okada
政和 岡田
Hitoshi Fushimi
伏見　仁志
Seiichi Yasumoto
精一 安元
Takeshi Onuki
大貫　健
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP57050997A priority Critical patent/JPS58169276A/ja
Publication of JPS58169276A publication Critical patent/JPS58169276A/ja
Publication of JPS6336025B2 publication Critical patent/JPS6336025B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Debugging And Monitoring (AREA)
  • Multi Processors (AREA)
JP57050997A 1982-03-31 1982-03-31 マルチ計算機システム Granted JPS58169276A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57050997A JPS58169276A (ja) 1982-03-31 1982-03-31 マルチ計算機システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57050997A JPS58169276A (ja) 1982-03-31 1982-03-31 マルチ計算機システム

Publications (2)

Publication Number Publication Date
JPS58169276A true JPS58169276A (ja) 1983-10-05
JPS6336025B2 JPS6336025B2 (enExample) 1988-07-18

Family

ID=12874420

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57050997A Granted JPS58169276A (ja) 1982-03-31 1982-03-31 マルチ計算機システム

Country Status (1)

Country Link
JP (1) JPS58169276A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01273157A (ja) * 1988-04-25 1989-11-01 Fujitsu Ltd アダプタ制御方式

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622122A (en) * 1979-07-31 1981-03-02 Nec Corp Data processing system

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622122A (en) * 1979-07-31 1981-03-02 Nec Corp Data processing system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01273157A (ja) * 1988-04-25 1989-11-01 Fujitsu Ltd アダプタ制御方式

Also Published As

Publication number Publication date
JPS6336025B2 (enExample) 1988-07-18

Similar Documents

Publication Publication Date Title
US5093780A (en) Inter-processor transmission system having data link which automatically and periodically reads and writes the transfer data
JP2665111B2 (ja) ベクトル処理装置
EP0194462A2 (en) System bus means for inter-processor communication
JPS5810236A (ja) インタ−フエイス回路
JPH06509199A (ja) コンピュータ・ワークステーション拡張シャシー
US20050050244A1 (en) Method for controlling data transfer unit, data transfer unit, channel control unit, and storage device control unit
US20070226729A1 (en) Processing system, projector, program, and information storage medium
JPS58169276A (ja) マルチ計算機システム
JP3029326B2 (ja) データ送信装置
JP2003309564A (ja) マイクロコンピュータシステムおよびそれに使用されるトランシーバ
US5909558A (en) Low power serial arbitration system
JP2695790B2 (ja) イメージ処理システム
JP2001084230A (ja) 分散型コンピュータシステムを初期化するためのシステムおよびその方法
JP2000181736A (ja) フェールセーフ照合装置
JPH05225118A (ja) レジスタ回路
JPS58169275A (ja) 保守支援プロセツサを持つ計算機システム
JP5076348B2 (ja) 共有メモリのアクセス方式
JPH04178869A (ja) マルチプロセッサシステムの割込み制御装置とその割込み通信方法
JPH02307151A (ja) プロセッサ・システム
JPS59123913A (ja) Ｄｍａアクセス方式
JPH01158545A (ja) 記憶装置の制御方式
JPS61269545A (ja) 計算機システム
JPS63257856A (ja) シリアル通信方式
JPS63266537A (ja) デ−タ処理装置
JPH01261768A (ja) データ通信方式