JPS58152029U - Narrow pulse generation circuit - Google Patents
Narrow pulse generation circuitInfo
- Publication number
- JPS58152029U JPS58152029U JP4883382U JP4883382U JPS58152029U JP S58152029 U JPS58152029 U JP S58152029U JP 4883382 U JP4883382 U JP 4883382U JP 4883382 U JP4883382 U JP 4883382U JP S58152029 U JPS58152029 U JP S58152029U
- Authority
- JP
- Japan
- Prior art keywords
- pulse generation
- generation circuit
- narrow pulse
- output signal
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は従来の狭幅パルス発生回路、第２図は本考案の
第１実施例の狭幅パルス発生回路、第３図は第２図の狭
幅パルス発生回路におけるタイムチャート、第４図は本
考案の第２実施例の狭幅パルス発生回路、第５図は第４
図の狭幅パルス発生回路におけるタイムチャートを示す
。
１・・・Ｄ型フリップフロップ、２・・・否定回路、３
・・・入力端子、４・・・出力端子。Fig. 1 shows a conventional narrow-width pulse generation circuit, Fig. 2 shows a narrow-width pulse generation circuit according to the first embodiment of the present invention, Fig. 3 shows a time chart for the narrow-width pulse generation circuit of Fig. 2, and Fig. 4 5 is a narrow width pulse generating circuit according to a second embodiment of the present invention, and FIG.
3 shows a time chart in the narrow pulse generation circuit shown in the figure. 1...D-type flip-flop, 2...Negation circuit, 3
...Input terminal, 4...Output terminal.
Claims (1)
ＨＩＧＨレベルへ変化する入力信号をタイミング入力と
するとともに、出力信号あるいは出力信号の反転信号を
直接もしくは否定回路を介してセット入力もしくはリセ
ット入力として帰還させ、瞬時に出力信号のレベルをも
との状態に戻すＤ型フリップフロップを備えた狭幅パル
ス発生回路。In a logic circuit for digital signals, an input signal changing from a LOW level to a HIGH level is used as a timing input, and an output signal or an inverted signal of the output signal is fed back as a set input or a reset input directly or via an inverting circuit, A narrow pulse generation circuit equipped with a D-type flip-flop that instantly returns the output signal level to its original state.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4883382U JPS58152029U (en) | 1982-04-06 | 1982-04-06 | Narrow pulse generation circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4883382U JPS58152029U (en) | 1982-04-06 | 1982-04-06 | Narrow pulse generation circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS58152029U true JPS58152029U (en) | 1983-10-12 |
Family
ID=30059733
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4883382U Pending JPS58152029U (en) | 1982-04-06 | 1982-04-06 | Narrow pulse generation circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58152029U (en) |
-
1982
- 1982-04-06 JP JP4883382U patent/JPS58152029U/en active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS58152029U (en) | Narrow pulse generation circuit | |
| JPS586435U (en) | Multiphase generation circuit | |
| JPS60109102U (en) | digital control circuit | |
| JPS58161335U (en) | monostable multivibrator | |
| JPS60119138U (en) | Pulse generation circuit | |
| JPS5999298U (en) | Dynamic memory access timing circuit | |
| JPS593632U (en) | time delay circuit | |
| JPS6123771U (en) | clamp circuit | |
| JPS6137542U (en) | microprocessor device | |
| JPS59118036U (en) | data input circuit | |
| JPS60124134U (en) | signal shaping circuit | |
| JPS58107633U (en) | Output circuit | |
| JPS59192741U (en) | CMI code clock extraction circuit | |
| JPS60103940U (en) | Frequency divider circuit | |
| JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
| JPS59118326U (en) | N-stage reset type M-series generation circuit | |
| JPS60116549U (en) | Main/slave computer synchronization device | |
| JPS60109133U (en) | semiconductor integrated circuit | |
| JPS6142623U (en) | reset circuit | |
| JPS5830362U (en) | Pulse receiver circuit | |
| JPS5827777U (en) | Delay time measurement circuit | |
| JPS60636U (en) | multiplication circuit | |
| JPS6055125U (en) | Inverted signal generation circuit | |
| JPS58129744U (en) | T flip-flop circuit with priority circuit | |
| JPS5991042U (en) | Digital waveform discrimination circuit |