JPS58107633U - Output circuit - Google Patents

Output circuit

Info

Publication number
JPS58107633U
JPS58107633U JP325682U JP325682U JPS58107633U JP S58107633 U JPS58107633 U JP S58107633U JP 325682 U JP325682 U JP 325682U JP 325682 U JP325682 U JP 325682U JP S58107633 U JPS58107633 U JP S58107633U
Authority
JP
Japan
Prior art keywords
output circuit
circuit
output
bush
pull type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP325682U
Other languages
Japanese (ja)
Other versions
JPH0224279Y2 (en
Inventor
市田　憲治
Original Assignee
日本電気株式会社
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本電気株式会社 filed Critical 日本電気株式会社
Priority to JP325682U priority Critical patent/JPS58107633U/en
Publication of JPS58107633U publication Critical patent/JPS58107633U/en
Application granted granted Critical
Publication of JPH0224279Y2 publication Critical patent/JPH0224279Y2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Logic Circuits (AREA)
  • Electronic Switches (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第１図は、従来の出力回路図であり、第２図は、本実施
例の出力回路図である。第３図は、第２図の信号波形の
関係を示す図である。 こ、こに、１−１．１−２・・・・・・インバータ、１
−２．２−２・・・・・・出力バッファー、２−３．．
２−５・・・・・・遅延回路、２−４・・・・・・排他
的論理和回路、２−６．２−７・・・・・−ＮＯＲ回路
、である。FIG. 1 is a conventional output circuit diagram, and FIG. 2 is an output circuit diagram of this embodiment. FIG. 3 is a diagram showing the relationship between the signal waveforms in FIG. 2. This, this, 1-1.1-2... Inverter, 1
-2.2-2...Output buffer, 2-3. ．．
2-5...delay circuit, 2-4...exclusive OR circuit, 2-6.2-7...-NOR circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] ブシュプル型出力バッファーを有する出力回路に於いて
、出力回路への入力信号の変化時に、パルス信号を発生
せしめるパルス発生回路と、前記パルス信号により、前
記ブシュプル型出力バッファー出力を非導通状態とせし
める制御回路とを具備しｈことを特徴とする出力回路。In an output circuit having a bush-pull type output buffer, there is provided a pulse generation circuit that generates a pulse signal when an input signal to the output circuit changes, and a control that makes the output of the bush-pull type output buffer non-conductive by the pulse signal. An output circuit comprising a circuit.
JP325682U 1982-01-14 1982-01-14 Output circuit Granted JPS58107633U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP325682U JPS58107633U (en) 1982-01-14 1982-01-14 Output circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP325682U JPS58107633U (en) 1982-01-14 1982-01-14 Output circuit

Publications (2)

Publication Number Publication Date
JPS58107633U true JPS58107633U (en) 1983-07-22
JPH0224279Y2 JPH0224279Y2 (en) 1990-07-03

Family

ID=30016199

Family Applications (1)

Application Number Title Priority Date Filing Date
JP325682U Granted JPS58107633U (en) 1982-01-14 1982-01-14 Output circuit

Country Status (1)

Country Link
JP (1) JPS58107633U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6324717A (en) * 1986-07-16 1988-02-02 Nec Corp Output circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54165157U (en) * 1978-05-10 1979-11-20

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS54165157U (en) * 1978-05-10 1979-11-20

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6324717A (en) * 1986-07-16 1988-02-02 Nec Corp Output circuit

Also Published As

Publication number Publication date
JPH0224279Y2 (en) 1990-07-03

Similar Documents

Publication Publication Date Title
JPS58107633U (en) Output circuit
JPS58101232U (en) microcomputer
JPS5978595U (en) Memory stop circuit
JPS6020695U (en) Input signal detection circuit
JPS58522U (en) Pulse width shaping circuit
JPS5827898U (en) microwave oven
JPS58161335U (en) monostable multivibrator
JPS58191769U (en) Synchronous signal switching circuit
JPS5996610U (en) Bus abnormality detection circuit
JPS5811332U (en) Waveform shaping circuit
JPS58103584U (en) Gate control circuit of gate turn-off thyristor
JPS593632U (en) time delay circuit
JPS60158332U (en) reset circuit
JPS58129744U (en) T flip-flop circuit with priority circuit
JPS58147334U (en) Contact chatter removal circuit
JPS5823432U (en) noise suppression circuit
JPS59118007U (en) Output circuit
JPS5823433U (en) noise suppression circuit
JPS5883830U (en) Trigger pulse generation circuit
JPS5843654U (en) Reference signal generation circuit
JPS60119138U (en) Pulse generation circuit
JPS58150141U (en) Microcomputer interrupt circuit
JPS59165027U (en) Microcomputer reset circuit
JPS59189336U (en) input circuit
JPS606346U (en) signal delay circuit