JPS58129744U - T flip-flop circuit with priority circuit - Google Patents
T flip-flop circuit with priority circuitInfo
- Publication number
- JPS58129744U JPS58129744U JP2436382U JP2436382U JPS58129744U JP S58129744 U JPS58129744 U JP S58129744U JP 2436382 U JP2436382 U JP 2436382U JP 2436382 U JP2436382 U JP 2436382U JP S58129744 U JPS58129744 U JP S58129744U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- flip
- priority
- trigger
- flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来例を示す回路図、第2図は本考案の一実施
例を示す回路図である。
図中、5けフリップフロップ、9はナンド回路、10は
トリガ回路である。FIG. 1 is a circuit diagram showing a conventional example, and FIG. 2 is a circuit diagram showing an embodiment of the present invention. In the figure, 5 flip-flops, 9 a NAND circuit, and 10 a trigger circuit.
Claims (1)
回路と、電源投入直後にトリガパルスを発生するトリガ
回路と、上記179717071回路の出力が所定レベ
ルであるときに上記トリガパルスを上記1797170
71回路の入力側に加算するゲート回路とからなること
を特徴とする優先回路を有する179717071回路
。179717071 inverted every time an input signal pulse arrives
a trigger circuit that generates a trigger pulse immediately after power is turned on; and a trigger circuit that generates a trigger pulse when the output of the 179717071 circuit is at a predetermined level.
179717071 circuit having a priority circuit characterized by comprising a gate circuit that adds to the input side of the 71 circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2436382U JPS58129744U (en) | 1982-02-23 | 1982-02-23 | T flip-flop circuit with priority circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2436382U JPS58129744U (en) | 1982-02-23 | 1982-02-23 | T flip-flop circuit with priority circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58129744U true JPS58129744U (en) | 1983-09-02 |
JPH036034Y2 JPH036034Y2 (en) | 1991-02-15 |
Family
ID=30036368
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2436382U Granted JPS58129744U (en) | 1982-02-23 | 1982-02-23 | T flip-flop circuit with priority circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58129744U (en) |
-
1982
- 1982-02-23 JP JP2436382U patent/JPS58129744U/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPH036034Y2 (en) | 1991-02-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS58129744U (en) | T flip-flop circuit with priority circuit | |
JPS58107633U (en) | Output circuit | |
JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
JPS6057227U (en) | Power-on reset circuit | |
JPS59189336U (en) | input circuit | |
JPS58161335U (en) | monostable multivibrator | |
JPS6047358U (en) | Error notification circuit for asynchronous communication equipment | |
JPS5886598U (en) | timer time setting device | |
JPS61334U (en) | Tri-state gate element chip | |
JPS60116527U (en) | timer | |
JPS60109102U (en) | digital control circuit | |
JPS5928863U (en) | Ready circuit of magnetic disk device | |
JPS59174741U (en) | digital integrated circuit | |
JPS5927633U (en) | Digital IC | |
JPS59118007U (en) | Output circuit | |
JPS58101232U (en) | microcomputer | |
JPS59118036U (en) | data input circuit | |
JPS5897618U (en) | Inductive load chopper drive circuit | |
JPS606346U (en) | signal delay circuit | |
JPS5978595U (en) | Memory stop circuit | |
JPS58138119U (en) | Power supply circuit using CMOSIC for logic | |
JPS5994438U (en) | Noise removal circuit | |
JPS5854132U (en) | hysteresis circuit | |
JPS5922533U (en) | flip-flop circuit | |
JPS58139743U (en) | signal output circuit |