JPS59118036U - data input circuit - Google Patents
data input circuitInfo
- Publication number
- JPS59118036U JPS59118036U JP1250283U JP1250283U JPS59118036U JP S59118036 U JPS59118036 U JP S59118036U JP 1250283 U JP1250283 U JP 1250283U JP 1250283 U JP1250283 U JP 1250283U JP S59118036 U JPS59118036 U JP S59118036U
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- flip
- flop
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Information Transfer Systems (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
- Input From Keyboards Or The Like (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は従来例の回路図、第2図は本考案実施例の回路
図であり、7はDフリップフロップ、8は排他的オフ回
路、8は変化検出回路、27はRSフリップフロップで
ある。FIG. 1 is a circuit diagram of a conventional example, and FIG. 2 is a circuit diagram of an embodiment of the present invention, in which 7 is a D flip-flop, 8 is an exclusive off circuit, 8 is a change detection circuit, and 27 is an RS flip-flop. .
Claims (1)
出用クロック信号を入力するようにしたDフリツプフロ
ツ゛プと、上記入力信号を一方の入力とし上記Dフリッ
プフロラ/のQ出力を他方の入力とした排他的オア回路
とにより変化検出回路を形成し、ハンドシェイク用のス
トローブ信号によりセットされるRSフリップフロップ
のQ出力で制御されるアンド回路を介して上記Dフリッ
プフロップのGK端子に変化検出用のクロックを入力し
、排他的オア回路出力を変化検出信号出力とするととも
にDフリップフロップのQ出力をハンドシェイクデータ
出力として成ることを特徴とするデータ入力回路。A D flip-flop in which an input signal is input to the D terminal and a clock signal for change detection is input to the GK terminal, and an exclusive circuit in which the input signal is one input and the Q output of the D flip-flop is the other input. A change detection circuit is formed by the OR circuit, and a change detection clock is sent to the GK terminal of the D flip-flop through an AND circuit controlled by the Q output of the RS flip-flop set by the handshake strobe signal. , an exclusive OR circuit output is used as a change detection signal output, and a Q output of a D flip-flop is used as a handshake data output.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1250283U JPS59118036U (en) | 1983-01-31 | 1983-01-31 | data input circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1250283U JPS59118036U (en) | 1983-01-31 | 1983-01-31 | data input circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS59118036U true JPS59118036U (en) | 1984-08-09 |
| JPS6243409Y2 JPS6243409Y2 (en) | 1987-11-11 |
Family
ID=30143904
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1250283U Granted JPS59118036U (en) | 1983-01-31 | 1983-01-31 | data input circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59118036U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5240262A (en) * | 1975-09-27 | 1977-03-29 | Kobe Steel Ltd | Clamping method and device of a bolt |
-
1983
- 1983-01-31 JP JP1250283U patent/JPS59118036U/en active Granted
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5240262A (en) * | 1975-09-27 | 1977-03-29 | Kobe Steel Ltd | Clamping method and device of a bolt |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6243409Y2 (en) | 1987-11-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS607156U (en) | mass marker circuit | |
| JPS58101232U (en) | microcomputer | |
| JPS61334U (en) | Tri-state gate element chip | |
| JPS59165027U (en) | Microcomputer reset circuit | |
| JPS5816564U (en) | hysteresis circuit | |
| JPS5953455U (en) | display controller | |
| JPS60181697U (en) | alarm clock | |
| JPS6014535U (en) | electronic circuit | |
| JPS5837229U (en) | logic circuit | |
| JPS58124895U (en) | Alarm signal holding circuit | |
| JPS5810092U (en) | Alarm circuit with clock day designation function | |
| JPS58161335U (en) | monostable multivibrator | |
| JPS60116527U (en) | timer | |
| JPS58107633U (en) | Output circuit | |
| JPS60109133U (en) | semiconductor integrated circuit | |
| JPS5827777U (en) | Delay time measurement circuit | |
| JPS5984697U (en) | Arithmetic circuit | |
| JPS5988946U (en) | input circuit | |
| JPS5823432U (en) | noise suppression circuit | |
| JPS6035636U (en) | Flip-flop circuit with inversion inhibit mode | |
| JPS60127099U (en) | Sound addition device | |
| JPS59166547U (en) | Information sending circuit | |
| JPS5851359U (en) | Output circuit | |
| JPS59118007U (en) | Output circuit | |
| JPS6087047U (en) | Control device |