JPS6123771U - clamp circuit - Google Patents
clamp circuitInfo
- Publication number
- JPS6123771U JPS6123771U JP10847084U JP10847084U JPS6123771U JP S6123771 U JPS6123771 U JP S6123771U JP 10847084 U JP10847084 U JP 10847084U JP 10847084 U JP10847084 U JP 10847084U JP S6123771 U JPS6123771 U JP S6123771U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- clamp circuit
- difference
- holding
- difference signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Picture Signal Circuits (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第1図は、従来のクランプ回路を示す回路図、第2図は
、第1図の回路の動作を示す波形図、第3図は、第1図
の回路の周波数特性を示すグラフ、第4図は、本発明の
一実施例を示す回路図、第5図は、第4図の回路の動作
を示す波形図、第6図は、第4図の回路の周波数特性を
示すグラフである。
主要部分の符号の説明、3・・・・・・保持回路、5・
・・・・・差信号発生回路、8・・・・・・加算器。FIG. 1 is a circuit diagram showing a conventional clamp circuit, FIG. 2 is a waveform diagram showing the operation of the circuit in FIG. 1, FIG. 3 is a graph showing the frequency characteristics of the circuit in FIG. 1, and FIG. 5 is a waveform diagram showing the operation of the circuit shown in FIG. 4, and FIG. 6 is a graph showing the frequency characteristics of the circuit shown in FIG. 4. Explanation of symbols of main parts, 3...Holding circuit, 5.
...Difference signal generation circuit, 8...Adder.
Claims (1)
する保持手段と、前記保持手段の出力と所定基準レベル
との差に応じた差信号を発生する差信号発生手段と、前
記差信号と前記入力信号とを合成する合成手段とからな
ることを特徴とするクランプ回路。holding means for holding and outputting an instantaneous level of an input signal at a predetermined timing; difference signal generating means for generating a difference signal according to the difference between the output of the holding means and a predetermined reference level; and the difference signal and the input. 1. A clamp circuit comprising a synthesis means for synthesizing a signal and a signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10847084U JPS6123771U (en) | 1984-07-18 | 1984-07-18 | clamp circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP10847084U JPS6123771U (en) | 1984-07-18 | 1984-07-18 | clamp circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6123771U true JPS6123771U (en) | 1986-02-12 |
Family
ID=30667657
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP10847084U Pending JPS6123771U (en) | 1984-07-18 | 1984-07-18 | clamp circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6123771U (en) |
-
1984
- 1984-07-18 JP JP10847084U patent/JPS6123771U/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6123771U (en) | clamp circuit | |
JPS5999298U (en) | Dynamic memory access timing circuit | |
JPS586435U (en) | Multiphase generation circuit | |
JPS59195877U (en) | Synchronous signal compensation circuit | |
JPS6134198U (en) | sound effect generation circuit | |
JPS5836800U (en) | Speech synthesis output device | |
JPS5986742U (en) | Programmable timing generation circuit | |
JPS60176499U (en) | Resonance effect generator | |
JPS6142623U (en) | reset circuit | |
JPS596343U (en) | PLL tuner mute signal generator | |
JPS58148742U (en) | Queue signal generator | |
JPS59119668U (en) | Frame pulse generation circuit | |
JPS60154878U (en) | Electronic circuit operating speed measuring device | |
JPS58152029U (en) | Narrow pulse generation circuit | |
JPS6119298U (en) | delay device | |
JPS6085433U (en) | Square wave/triangular wave generator | |
JPS60145738U (en) | Synchronous circuit for asynchronous signals and pulse signals | |
JPS58109792U (en) | audio signal delay device | |
JPS5882039U (en) | phase comparison circuit | |
JPS60150596U (en) | musical tone multiplier | |
JPS6133231U (en) | Head switching signal generation circuit | |
JPS5816932U (en) | pulse delay circuit | |
JPS5948137U (en) | flip-flop circuit | |
JPS58131414U (en) | Different information recording device | |
JPS60180135U (en) | signal generation circuit |