JPS58105477A - Ram制御回路 - Google Patents
Ram制御回路Info
- Publication number
- JPS58105477A JPS58105477A JP56202805A JP20280581A JPS58105477A JP S58105477 A JPS58105477 A JP S58105477A JP 56202805 A JP56202805 A JP 56202805A JP 20280581 A JP20280581 A JP 20280581A JP S58105477 A JPS58105477 A JP S58105477A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- data
- ram
- level
- access
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 4
- 102100029469 WD repeat and HMG-box DNA-binding protein 1 Human genes 0.000 description 1
- 101710097421 WD repeat and HMG-box DNA-binding protein 1 Proteins 0.000 description 1
- 244000144992 flock Species 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
Landscapes
- Static Random-Access Memory (AREA)
- Dram (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56202805A JPS58105477A (ja) | 1981-12-16 | 1981-12-16 | Ram制御回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP56202805A JPS58105477A (ja) | 1981-12-16 | 1981-12-16 | Ram制御回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58105477A true JPS58105477A (ja) | 1983-06-23 |
JPH0227759B2 JPH0227759B2 (enrdf_load_stackoverflow) | 1990-06-19 |
Family
ID=16463483
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP56202805A Granted JPS58105477A (ja) | 1981-12-16 | 1981-12-16 | Ram制御回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58105477A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6093694A (ja) * | 1983-10-27 | 1985-05-25 | Nec Corp | 半導体記憶装置 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH03239391A (ja) * | 1990-02-16 | 1991-10-24 | Mitsubishi Electric Corp | プリント配線板 |
JP4553464B2 (ja) * | 2000-08-29 | 2010-09-29 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51147918A (en) * | 1975-06-13 | 1976-12-18 | Mitsubishi Electric Corp | Memory writing circuit |
JPS5512571A (en) * | 1978-07-13 | 1980-01-29 | Fujitsu Ltd | Control system for memory element |
JPS5613586A (en) * | 1979-07-13 | 1981-02-09 | Nec Corp | Semiconductor memory circuit |
JPS56153575A (en) * | 1980-04-30 | 1981-11-27 | Nec Corp | Data transfer device |
-
1981
- 1981-12-16 JP JP56202805A patent/JPS58105477A/ja active Granted
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51147918A (en) * | 1975-06-13 | 1976-12-18 | Mitsubishi Electric Corp | Memory writing circuit |
JPS5512571A (en) * | 1978-07-13 | 1980-01-29 | Fujitsu Ltd | Control system for memory element |
JPS5613586A (en) * | 1979-07-13 | 1981-02-09 | Nec Corp | Semiconductor memory circuit |
JPS56153575A (en) * | 1980-04-30 | 1981-11-27 | Nec Corp | Data transfer device |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6093694A (ja) * | 1983-10-27 | 1985-05-25 | Nec Corp | 半導体記憶装置 |
Also Published As
Publication number | Publication date |
---|---|
JPH0227759B2 (enrdf_load_stackoverflow) | 1990-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0420492B2 (enrdf_load_stackoverflow) | ||
JPH0863956A (ja) | Dram集積回路デバイス及びその動作方法 | |
US4473877A (en) | Parasitic memory expansion for computers | |
JPS62237542A (ja) | メモリ | |
US4677427A (en) | Display control circuit | |
KR950014901B1 (ko) | 다중 로우 및/또는 컬럼을 가변적으로 선택하는 어드레스 디코더 및 이 디코더를 사용한 반도체 기억 장치 | |
EP0276110A2 (en) | Semiconductor memory device | |
JPS58105477A (ja) | Ram制御回路 | |
JPS6113268B2 (enrdf_load_stackoverflow) | ||
JPS5850693A (ja) | メモリシステムのメモリアクセス方法 | |
US5487051A (en) | Image processor memory for expediting memory operations | |
JPH01500468A (ja) | 2個以上の集積半導体回路の集合体 | |
JP3138460B2 (ja) | 半導体メモリのデータ書込み・読出し方式 | |
JPS6048828B2 (ja) | メモリアドレス方式 | |
JPS607678A (ja) | メモリ構成方式 | |
JPH0520173A (ja) | キヤツシユメモリ回路 | |
JP3427586B2 (ja) | データ処理装置及び記憶装置 | |
KR960006883B1 (ko) | 스태틱랜덤액세스메모리 | |
US20060156089A1 (en) | Method and apparatus utilizing defect memories | |
JPS6054055A (ja) | 記憶装置 | |
JPS623481A (ja) | メモリ制御装置 | |
JPS6175444A (ja) | レジスタフアイル集積回路 | |
JPH04274083A (ja) | データ書き込み方式 | |
JPS61118852A (ja) | メモリ集積回路 | |
JPH08314813A (ja) | メモリ診断装置 |