JPS5775046A - Phose absorbing circuit - Google Patents

Phose absorbing circuit

Info

Publication number
JPS5775046A
JPS5775046A JP55151561A JP15156180A JPS5775046A JP S5775046 A JPS5775046 A JP S5775046A JP 55151561 A JP55151561 A JP 55151561A JP 15156180 A JP15156180 A JP 15156180A JP S5775046 A JPS5775046 A JP S5775046A
Authority
JP
Japan
Prior art keywords
read
counter
address
clock
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP55151561A
Other languages
English (en)
Inventor
Masanori Kajiwara
Michinobu Ohata
Koji Mizushima
Osamu Uechi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP55151561A priority Critical patent/JPS5775046A/ja
Publication of JPS5775046A publication Critical patent/JPS5775046A/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP55151561A 1980-10-29 1980-10-29 Phose absorbing circuit Pending JPS5775046A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP55151561A JPS5775046A (en) 1980-10-29 1980-10-29 Phose absorbing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP55151561A JPS5775046A (en) 1980-10-29 1980-10-29 Phose absorbing circuit

Publications (1)

Publication Number Publication Date
JPS5775046A true JPS5775046A (en) 1982-05-11

Family

ID=15521213

Family Applications (1)

Application Number Title Priority Date Filing Date
JP55151561A Pending JPS5775046A (en) 1980-10-29 1980-10-29 Phose absorbing circuit

Country Status (1)

Country Link
JP (1) JPS5775046A (ja)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0226017A2 (en) * 1985-12-18 1987-06-24 International Business Machines Corporation Data synchronizer between a source system and a sink system
JPS63197136A (ja) * 1987-02-12 1988-08-16 Fujitsu Ltd クロツク乗り換え回路
JPH02141043A (ja) * 1988-11-21 1990-05-30 Yokogawa Electric Corp 信号中継装置

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0226017A2 (en) * 1985-12-18 1987-06-24 International Business Machines Corporation Data synchronizer between a source system and a sink system
JPS62146035A (ja) * 1985-12-18 1987-06-30 インタ−ナショナル　ビジネス　マシ−ンズ　コ−ポレ−ション デ−タ・シンクロナイザ
US4748588A (en) * 1985-12-18 1988-05-31 International Business Machines Corp. Fast data synchronizer
JPS63197136A (ja) * 1987-02-12 1988-08-16 Fujitsu Ltd クロツク乗り換え回路
JPH0559622B2 (ja) * 1987-02-12 1993-08-31 Fujitsu Ltd
JPH02141043A (ja) * 1988-11-21 1990-05-30 Yokogawa Electric Corp 信号中継装置

Similar Documents

Publication Publication Date Title
KR920010631A (ko) 동기형 다이나믹 ram
KR840006851A (ko) 데이타 자동연속 처리회로
SU1541619A1 (ru) Устройство дл формировани адреса
KR940007649A (ko) 디지탈 신호 처리장치
JPS5775046A (en) Phose absorbing circuit
JPS5532270A (en) Read control circuit for memory unit
GB1509059A (en) Clocking signal generators for use in data processing systems
JPS5443630A (en) Memory access control system
JPS5467337A (en) Video memory unit
JPS56121155A (en) Address coincidence detection circuit
JPS55122216A (en) Magnetic card read/write control unit
SU1109930A1 (ru) Устройство дл синхронизации асинхронных импульсов записи и считывани информации
SU1619410A1 (ru) Преобразователь кодов
SU1176346A1 (ru) Устройство дл определени пересечени множеств
SU474844A1 (ru) Запоминающее устройство
SU1488815A1 (ru) Устройство для сопряжения источника и приемника информации
JPS57195374A (en) Sequential access storage device
SU1179349A1 (ru) Устройство дл контрол микропрограмм
SU1376074A1 (ru) Устройство дл программируемой задержки информации
SU485564A1 (ru) Вычитающий двоичный счетчик
SU1405062A1 (ru) Устройство дл измерени частот по влени групп команд
SU1113845A1 (ru) Устройство дл цифровой магнитной записи
SU1417002A1 (ru) Устройство идентификации адреса периферийного модул
SU1236551A1 (ru) Оперативное запоминающее устройство
SU1587504A1 (ru) Устройство программного управлени