JPS5654535A - Bus control system - Google Patents
Bus control systemInfo
- Publication number
- JPS5654535A JPS5654535A JP12963679A JP12963679A JPS5654535A JP S5654535 A JPS5654535 A JP S5654535A JP 12963679 A JP12963679 A JP 12963679A JP 12963679 A JP12963679 A JP 12963679A JP S5654535 A JPS5654535 A JP S5654535A
- Authority
- JP
- Japan
- Prior art keywords
- bus
- hop4
- cpu1
- bsc2
- sends
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/285—Halt processor DMA
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
- G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12963679A JPS5654535A (en) | 1979-10-08 | 1979-10-08 | Bus control system |
| US06/709,886 US4583160A (en) | 1979-10-08 | 1985-03-08 | Priority control apparatus for a bus in a bus control system having input/output devices |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP12963679A JPS5654535A (en) | 1979-10-08 | 1979-10-08 | Bus control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5654535A true JPS5654535A (en) | 1981-05-14 |
| JPS6334497B2 JPS6334497B2 (OSRAM) | 1988-07-11 |
Family
ID=15014391
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP12963679A Granted JPS5654535A (en) | 1979-10-08 | 1979-10-08 | Bus control system |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US4583160A (OSRAM) |
| JP (1) | JPS5654535A (OSRAM) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60151769A (ja) * | 1984-01-19 | 1985-08-09 | Fujitsu Ltd | バス制御方式 |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62280948A (ja) * | 1986-05-29 | 1987-12-05 | Fanuc Ltd | バス調停方式 |
| JPS63121179A (ja) * | 1986-11-10 | 1988-05-25 | Hitachi Ltd | ステ−ジング方法 |
| US4881195A (en) * | 1986-11-26 | 1989-11-14 | Rockwell International Corp. | Multi-requester arbitration circuit |
| JPS63163648A (ja) * | 1986-12-26 | 1988-07-07 | Hitachi Ltd | メモリ管理装置 |
| US5119292A (en) * | 1989-07-21 | 1992-06-02 | Clearpoint Research Corporation | Bus device which abstains from round robin arbitration |
| EP0464237A1 (en) * | 1990-07-03 | 1992-01-08 | International Business Machines Corporation | Bus arbitration scheme |
| US5146576A (en) * | 1990-08-31 | 1992-09-08 | International Business Machines Corporation | Managing high speed slow access channel to slow speed cyclic system data transfer |
| EP0559409B1 (en) * | 1992-03-04 | 1998-07-22 | Motorola, Inc. | A method and apparatus for performing a bus arbitration protocol in a data processing system |
| JPH08511384A (ja) * | 1993-04-16 | 1996-11-26 | データ トランスレイション,インコーポレイテッド | コンピュータのためのビデオ周辺機器 |
| US6006020A (en) * | 1993-04-16 | 1999-12-21 | Media 100 Inc. | Video peripheral circuitry exercising bus master control over a bus of a host computer |
| JP3474646B2 (ja) * | 1994-09-01 | 2003-12-08 | 富士通株式会社 | 入出力制御装置及び入出力制御方法 |
| US6006303A (en) * | 1997-08-28 | 1999-12-21 | Oki Electric Industry Co., Inc. | Priority encoding and decoding for memory architecture |
| JP2000010910A (ja) * | 1998-06-22 | 2000-01-14 | Nec Corp | データ転送制御装置およびデータ転送制御方法ならびに記録媒体 |
| US7050197B1 (en) * | 2000-09-14 | 2006-05-23 | Eastman Kodak Company | Image processor for high-speed printing applications |
| US6665760B1 (en) | 2000-09-29 | 2003-12-16 | Rockwell Automation Technologies, Inc. | Group shifting and level shifting rotational arbiter system |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3200380A (en) * | 1961-02-16 | 1965-08-10 | Burroughs Corp | Data processing system |
| US3753014A (en) * | 1971-03-15 | 1973-08-14 | Burroughs Corp | Fast inhibit gate with applications |
| US4073005A (en) * | 1974-01-21 | 1978-02-07 | Control Data Corporation | Multi-processor computer system |
| JPS5837585B2 (ja) * | 1975-09-30 | 1983-08-17 | 株式会社東芝 | ケイサンキソウチ |
| US4318174A (en) * | 1975-12-04 | 1982-03-02 | Tokyo Shibaura Electric Co., Ltd. | Multi-processor system employing job-swapping between different priority processors |
| JPS547252A (en) * | 1977-06-20 | 1979-01-19 | Hitachi Ltd | Program control system |
| US4237534A (en) * | 1978-11-13 | 1980-12-02 | Motorola, Inc. | Bus arbiter |
-
1979
- 1979-10-08 JP JP12963679A patent/JPS5654535A/ja active Granted
-
1985
- 1985-03-08 US US06/709,886 patent/US4583160A/en not_active Expired - Lifetime
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS60151769A (ja) * | 1984-01-19 | 1985-08-09 | Fujitsu Ltd | バス制御方式 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6334497B2 (OSRAM) | 1988-07-11 |
| US4583160A (en) | 1986-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5654535A (en) | Bus control system | |
| JPS53102643A (en) | Interrupt processing system for computer | |
| JPS5622160A (en) | Data processing system having additional processor | |
| TW369632B (en) | Computer system | |
| JPS54127239A (en) | Input-output control system | |
| JPS5671129A (en) | Data processing system | |
| JPS54146552A (en) | Interruption control system | |
| JPS5483726A (en) | Memory access processing system of data processing system | |
| JPS53112625A (en) | Bus occupation control system | |
| JPS5271147A (en) | Common panel control system for data processing unit | |
| JPS5696346A (en) | Supervisory and control system of multisystem | |
| JPS55146559A (en) | Data processing unit | |
| JPS5699531A (en) | Control method for bus usufructuary right of direct memory access channel | |
| JPS5299737A (en) | Multi computer control system | |
| JPS5427740A (en) | Information processing unit | |
| JPS5697154A (en) | Interruption control system for information processor | |
| JPS54129937A (en) | Bus control system | |
| JPS57206974A (en) | Shared memory control circuit | |
| JPS57176442A (en) | Information processing system | |
| JPS55105753A (en) | Interruption waiting system | |
| JPS55153021A (en) | Data transfer system of multiprocessor system | |
| JPS57101928A (en) | Interruption controlling system | |
| JPS54114939A (en) | Bus scramble circuit | |
| JPS6473447A (en) | System for controlling low order device | |
| JPS54101235A (en) | Operational processor |