JPS56100517A - Flip-flop circuit - Google Patents
Flip-flop circuitInfo
- Publication number
- JPS56100517A JPS56100517A JP335880A JP335880A JPS56100517A JP S56100517 A JPS56100517 A JP S56100517A JP 335880 A JP335880 A JP 335880A JP 335880 A JP335880 A JP 335880A JP S56100517 A JPS56100517 A JP S56100517A
- Authority
- JP
- Japan
- Prior art keywords
- input
- circuit
- inverted
- precedence
- outputs
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
Abstract
PURPOSE:To obtain an asynchronous multiinut FF circuit where priorities are given to inputs in the control order, by connecting the output of one NOR circuit to the input of the other NOR circuit respectively and by using two OR circuits. CONSTITUTION:Input 10 has the precedence of input 12, and input 13 has the precedence of input 11; and for example, when nonpriority input R2 becomes 1 at time t1, outputs Q2 and Q2' are inverted. Then, when prioity input S1 becomes 1 at time t1, outputs Q2 and Q2' are inverted. Then, when nonpriority input R2 becomes 1 again at time t4, outputs Q2 and Q2' are not inverted. They are not inverted because of addition of an OR circuit to the next stage of the NOR circuit and the connecting method of this OR circuit. That is, input S1 keeps the precedence of input R2.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP335880A JPS56100517A (en) | 1980-01-16 | 1980-01-16 | Flip-flop circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP335880A JPS56100517A (en) | 1980-01-16 | 1980-01-16 | Flip-flop circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56100517A true JPS56100517A (en) | 1981-08-12 |
Family
ID=11555121
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP335880A Pending JPS56100517A (en) | 1980-01-16 | 1980-01-16 | Flip-flop circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56100517A (en) |
-
1980
- 1980-01-16 JP JP335880A patent/JPS56100517A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56100517A (en) | Flip-flop circuit | |
JPS56107630A (en) | Delay time adjusting circuit | |
JPS57138220A (en) | Data input equipment for logical circuit | |
JPS57163216A (en) | Optical matrix switch | |
JPS5754430A (en) | Integrated circuit | |
JPS57170622A (en) | Flip-flop circuit | |
JPS57164334A (en) | Operating device | |
JPS5630316A (en) | Cyclic filter | |
JPS54107664A (en) | Programmable counter | |
JPS6476221A (en) | Logical operating circuit | |
JPS5768929A (en) | Flip-flop circuit | |
JPS56138328A (en) | Frequency multiplying circuit | |
JPS57196559A (en) | Semiconductor integrated circuit | |
JPS5637732A (en) | Lsi parameter setting system | |
JPS5461863A (en) | Waveform shaping circuit | |
JPS5398763A (en) | Amplifier unit | |
JPS57178543A (en) | Digital comparator | |
JPS6476211A (en) | Digital logic integrated circuit | |
JPS5510688A (en) | Control circuit | |
JPS55134402A (en) | Process control unit | |
JPS5268339A (en) | Ternary oscillation circuit | |
JPS57154941A (en) | Lsi converting system of logical circuit | |
JPS54110774A (en) | Logic circuit | |
JPS5577228A (en) | Flip-flop circuit | |
JPS5750146A (en) | Signal selector |