JPS5461863A - Waveform shaping circuit - Google Patents
Waveform shaping circuitInfo
- Publication number
- JPS5461863A JPS5461863A JP12912677A JP12912677A JPS5461863A JP S5461863 A JPS5461863 A JP S5461863A JP 12912677 A JP12912677 A JP 12912677A JP 12912677 A JP12912677 A JP 12912677A JP S5461863 A JPS5461863 A JP S5461863A
- Authority
- JP
- Japan
- Prior art keywords
- output
- waveform shaping
- circuit
- switching circuit
- shaping circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/08—Shaping pulses by limiting; by thresholding; by slicing, i.e. combined limiting and thresholding
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
Abstract
PURPOSE:To obtain a waveform shaping circuit which has high stability against noises and delay time nearly as short as that of a general switching circuit. CONSTITUTION:If the relations of Vt<->1<=Vt<->2<Vt<+>2<Vt<+>1 and Vt<->1<Vt<->3< Vt<+>3<=Vt<+>1 are established on Schmitt circuits G1, G2 and G3 whose threshold levels are Vt<+>1XVt<->2, Vt<+>2XVt<->2 and Vt<+>3XVt<->3, common input IN before Vt<+>1 makes G1 output ''0'', the output of G2 is outputted via inhibit gate A2 and the OR gate, and output G2 is extracted afterward. When the selection is made so that Vt<+>2-Vt<+>1>Vt<+>2-Vt<->3 and Vt<+>3-Vt<->3>Vt<+>2-Vt<->3 will be satisfied, expecially Vt<+>2=Vt<->3, the obtained output has equal rise and fall threshold levels as well as a general switching circuit, and when Vt<+>2 is less than Vt<->3, effects can be obtained which a conventional Schmitt circuit or switching circuit has not. In this way, a waveform shaping circuit can be realized which is stable against noises.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12912677A JPS5461863A (en) | 1977-10-27 | 1977-10-27 | Waveform shaping circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12912677A JPS5461863A (en) | 1977-10-27 | 1977-10-27 | Waveform shaping circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5461863A true JPS5461863A (en) | 1979-05-18 |
Family
ID=15001722
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12912677A Pending JPS5461863A (en) | 1977-10-27 | 1977-10-27 | Waveform shaping circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5461863A (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5327021A (en) * | 1991-06-10 | 1994-07-05 | Shinko Electric Ind., Co., Ltd. | Waveform synthesizing circuit |
EP0951145A1 (en) * | 1998-04-17 | 1999-10-20 | Sextant Avionique | Circuit for the acquisition of analog binary signals |
-
1977
- 1977-10-27 JP JP12912677A patent/JPS5461863A/en active Pending
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5327021A (en) * | 1991-06-10 | 1994-07-05 | Shinko Electric Ind., Co., Ltd. | Waveform synthesizing circuit |
EP0951145A1 (en) * | 1998-04-17 | 1999-10-20 | Sextant Avionique | Circuit for the acquisition of analog binary signals |
FR2777717A1 (en) * | 1998-04-17 | 1999-10-22 | Sextant Avionique | CIRCUIT FOR THE ACQUISITION OF BINARY ANALOG SIGNALS |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS5483341A (en) | Digital integrated circuit | |
JPS5489533A (en) | Logic circuit | |
JPS5461863A (en) | Waveform shaping circuit | |
JPS522369A (en) | Electric current switchover type flip-flop circuit | |
ES449010A1 (en) | Comparator/bistable circuit | |
JPS5335464A (en) | Main and subordinate flip flop circuit | |
JPS5318376A (en) | Receiving circuit | |
JPS52140241A (en) | Binary #-digit addition circuit | |
JPS5239156A (en) | High voltage generating circuit | |
JPS53131458A (en) | Constant voltage circuit | |
JPS54101238A (en) | Parity circuit | |
JPS5482154A (en) | Waveform shaping circuit | |
JPS5689125A (en) | Binary circuit | |
JPS54102854A (en) | Oscillation circuit | |
JPS5292326A (en) | Inverter | |
JPS5432956A (en) | Input circuit | |
JPS52119121A (en) | Auto-clear circuit | |
JPS53110452A (en) | Complementary field effect type transistor circuit | |
JPS5275236A (en) | Signal processing circuit | |
JPS51146152A (en) | Signal selection circuit | |
JPS5283055A (en) | Logical circuit with majority decision function and selection function | |
JPS5787627A (en) | Exclusive or circuit and exclusive nor circuit for display body driving circuit | |
JPS5748825A (en) | Schmitt circuit | |
JPS52152134A (en) | Automatic scaling circuit | |
JPS54157050A (en) | Difference operation circuit |