JPS5787627A - Exclusive or circuit and exclusive nor circuit for display body driving circuit - Google Patents
Exclusive or circuit and exclusive nor circuit for display body driving circuitInfo
- Publication number
- JPS5787627A JPS5787627A JP55163569A JP16356980A JPS5787627A JP S5787627 A JPS5787627 A JP S5787627A JP 55163569 A JP55163569 A JP 55163569A JP 16356980 A JP16356980 A JP 16356980A JP S5787627 A JPS5787627 A JP S5787627A
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- exclusive
- input
- display body
- body driving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
- H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
- H03K19/215—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical using field-effect transistors
Landscapes
- Logic Circuits (AREA)
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Liquid Crystal Display Device Control (AREA)
Abstract
PURPOSE:To reduce the number of elements, by constituting an exclusive OR circuit through the use of a transmission gate. CONSTITUTION:When an input 2 is at high level, a clocked inverter 12 is opened, and a transmission gate 15 is closed by an inverter 11. Thus, a signal inverting an input 1 is outputted to an output 3. When an input 2 is at low level, the clocked inverter 12 is closed and the gate 15 is opened. Thus, the signal of the input 1 is outputted to the output 3 as it is. That is, the output of the exclusive OR of the inputs 1, 2 is outputted to the output terminal 3.
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55163569A JPS5787627A (en) | 1980-11-20 | 1980-11-20 | Exclusive or circuit and exclusive nor circuit for display body driving circuit |
GB8102719A GB2070875B (en) | 1980-02-28 | 1981-01-29 | Exclusive logic circuit |
CH134681A CH642498A5 (en) | 1980-02-28 | 1981-02-27 | CIRCUIT WITH DOOR OR EXCLUSIVE FUNCTION FOR MULTIPLEX CONTROL, USE OF THIS CIRCUIT. |
SG22285A SG22285G (en) | 1980-02-28 | 1985-03-26 | Exclusive logic circuit |
HK88385A HK88385A (en) | 1980-02-28 | 1985-11-07 | Exclusive logic circuit |
MY8700010A MY8700010A (en) | 1980-02-28 | 1987-12-30 | Exclusive logic circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55163569A JPS5787627A (en) | 1980-11-20 | 1980-11-20 | Exclusive or circuit and exclusive nor circuit for display body driving circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS5787627A true JPS5787627A (en) | 1982-06-01 |
Family
ID=15776394
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55163569A Pending JPS5787627A (en) | 1980-02-28 | 1980-11-20 | Exclusive or circuit and exclusive nor circuit for display body driving circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5787627A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62105636U (en) * | 1985-12-20 | 1987-07-06 |
-
1980
- 1980-11-20 JP JP55163569A patent/JPS5787627A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62105636U (en) * | 1985-12-20 | 1987-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57106227A (en) | Buffer circuit | |
JPS5635580A (en) | Noise suppressing device for television signal | |
JPS53149755A (en) | Buffer circuit | |
JPS5787627A (en) | Exclusive or circuit and exclusive nor circuit for display body driving circuit | |
JPS5442949A (en) | Ternary converter circuit | |
JPS57164334A (en) | Operating device | |
JPS5318376A (en) | Receiving circuit | |
JPS533710A (en) | Digital circuit | |
JPS5352348A (en) | Cmos input circuit | |
JPS5233452A (en) | Amplifier unit | |
JPS56120222A (en) | Exclusive or circuit and exclusive nor circuit for display driving circuit | |
JPS57112129A (en) | Latch circuit | |
JPS57194378A (en) | Test circuit of electronic clock | |
JPS55147821A (en) | Digital filter | |
JPS52152153A (en) | Logical circuit | |
JPS56160049A (en) | Mode change-over circuit | |
JPS53110452A (en) | Complementary field effect type transistor circuit | |
JPS5354446A (en) | Trap circuit | |
JPS51123046A (en) | Mono-stable multi-vibrator | |
JPS54111260A (en) | Level shift circuit | |
AIZENBERG et al. | Definition of an output digital transfer-function sequence in the case where an input signal quantized in time and by level is represented as the sum of two Boolean functions | |
JPS52137967A (en) | Electronic counter | |
JPS5280160A (en) | Electronic watch | |
JPS5567669A (en) | Signal output circuit of ultrasonic pulse switch | |
JPS5432258A (en) | Exclusive logical sum circuit |