JPS56100430A - Fixing method for power transistor to substrate - Google Patents
Fixing method for power transistor to substrateInfo
- Publication number
- JPS56100430A JPS56100430A JP141380A JP141380A JPS56100430A JP S56100430 A JPS56100430 A JP S56100430A JP 141380 A JP141380 A JP 141380A JP 141380 A JP141380 A JP 141380A JP S56100430 A JPS56100430 A JP S56100430A
- Authority
- JP
- Japan
- Prior art keywords
- substrate
- melting solder
- solder
- power transistor
- fixing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48137—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/4823—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a pin of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/4847—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
- H01L2224/48472—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
Abstract
PURPOSE:To facilitate fitting process by fixing the power transistor to a heat block with high-melting solder, arranging wiring thereto, and then fixing the same to the substrate with low-melting solder. CONSTITUTION:The main body 1 of a copper heat sink having difference in levels 2 and plated with silver is provided with two piercing holes 4 in a lead supporting part 3 and fitted with L type silver-plated copper leads 6 through the intermediary of glass pieces 5. The transistor 8 is fixed to the main body with high-melting solder 7 and A wires 9 are connected thereto. The element 8 and the A wires 9 are coated with resin 10, and the block 1 is fixed, together with the legs of the leads 6, to a hybrid substrate for IC prepared by bonding a circuit 14 of metal leaf to a metal substrate 11, with low-melting solder 15. On said occasion, the high-temperature solder is not melted and thereby fixation is facilitated, while working is easy to perform since there exists no package.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP141380A JPS56100430A (en) | 1980-01-11 | 1980-01-11 | Fixing method for power transistor to substrate |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP141380A JPS56100430A (en) | 1980-01-11 | 1980-01-11 | Fixing method for power transistor to substrate |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS56100430A true JPS56100430A (en) | 1981-08-12 |
Family
ID=11500791
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP141380A Pending JPS56100430A (en) | 1980-01-11 | 1980-01-11 | Fixing method for power transistor to substrate |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS56100430A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS596568A (en) * | 1982-07-02 | 1984-01-13 | Mitsubishi Electric Corp | Manufacture of hybrid integrated circuit |
JPS59193082A (en) * | 1983-04-15 | 1984-11-01 | Hitachi Ltd | Light emitting semiconductor device and manufacture thereof |
JPS6011470U (en) * | 1983-07-04 | 1985-01-25 | 日本インター株式会社 | Electronics |
JPH0243017U (en) * | 1988-09-16 | 1990-03-26 |
-
1980
- 1980-01-11 JP JP141380A patent/JPS56100430A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS596568A (en) * | 1982-07-02 | 1984-01-13 | Mitsubishi Electric Corp | Manufacture of hybrid integrated circuit |
JPS59193082A (en) * | 1983-04-15 | 1984-11-01 | Hitachi Ltd | Light emitting semiconductor device and manufacture thereof |
JPH0514434B2 (en) * | 1983-04-15 | 1993-02-25 | Hitachi Ltd | |
JPS6011470U (en) * | 1983-07-04 | 1985-01-25 | 日本インター株式会社 | Electronics |
JPH0243017U (en) * | 1988-09-16 | 1990-03-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1109806A (en) | Improvements in the interconnection of electrical circuit devices | |
KR950000902A (en) | High Temperature Lead Free Tin Based Multi-Component Soldering Alloys | |
JPS56100430A (en) | Fixing method for power transistor to substrate | |
JPS5389368A (en) | Production of semiconductor integrated circuit | |
JPS57166051A (en) | Semiconductor device | |
JPS5718347A (en) | Mounting structure of ic | |
JPS6437077A (en) | Reflow soldering | |
JPS54131871A (en) | Packaging of ic case | |
JPS56148840A (en) | Mounting structure for ic | |
JPS5791548A (en) | Manufacture of hybrid integrated circuit | |
JPS56142659A (en) | Semiconductor device | |
JPS57184226A (en) | Semiconductor device | |
JPS57145335A (en) | Semiconductor device | |
JPS56120147A (en) | Integrated circuit package | |
JPS6450450A (en) | Package for semiconductor integrated circuit | |
JPS57164551A (en) | Lead-frame for semiconductor device | |
JPS647630A (en) | Bonding structure of semiconductor device | |
JPS55121656A (en) | Manufacture of semiconductor device | |
JPS6459944A (en) | Mounting method for electronic component | |
JPS57192057A (en) | Semiconductor device | |
JPS53108832A (en) | Manufacture of tin or solder-plated wire | |
JPS6410651A (en) | Packaging method for hybrid integrated circuit | |
JPS5740945A (en) | Integrated circuit device | |
JPS6424602A (en) | Mounting method for chip type inductor | |
JPS6444054A (en) | Manufacture of hybrid integrated circuit substrate |