JPS5553441A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JPS5553441A
JPS5553441A JP12642678A JP12642678A JPS5553441A JP S5553441 A JPS5553441 A JP S5553441A JP 12642678 A JP12642678 A JP 12642678A JP 12642678 A JP12642678 A JP 12642678A JP S5553441 A JPS5553441 A JP S5553441A
Authority
JP
Japan
Prior art keywords
layer
pattern
wiring pattern
region
openings
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP12642678A
Other languages
Japanese (ja)
Other versions
JPS612297B2 (en
Inventor
Norio Suzuki
Tadaharu Tsuyuki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP12642678A priority Critical patent/JPS5553441A/en
Publication of JPS5553441A publication Critical patent/JPS5553441A/en
Publication of JPS612297B2 publication Critical patent/JPS612297B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/0212Auxiliary members for bonding areas, e.g. spacers
    • H01L2224/02122Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
    • H01L2224/02163Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
    • H01L2224/02165Reinforcing structures
    • H01L2224/02166Collar structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/05001Internal layers
    • H01L2224/05099Material
    • H01L2224/051Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/05124Aluminium [Al] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05556Shape in side view
    • H01L2224/05558Shape in side view conformal layer on a patterned surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4807Shape of bonding interfaces, e.g. interlocking features
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4845Details of ball bonds
    • H01L2224/48451Shape
    • H01L2224/48453Shape of the interface with the bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01014Silicon [Si]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

PURPOSE: To increase the integration density of a circuit by placing the second wiring pattern or the first wiring pattern located below the bonding portion of a lead wire and forming a multi-layer construction.
CONSTITUTION: A SiO2 layer 13 is made to adhere to a p-type Si substarte 11 where a n-type diffused region 12 has been formed, and an opening 13a is made on the region 12. Next evaporated Al is put on the layer 13 which is etched by means of photoetching so that the first wiring pattern 14 is formed at a right angle to the cross section of the figure, with reinforcing metal leayers 15a and 15b sandwiching the pattern. One 15b of the metal layers is ohmically contacted with the region 12 through the opening 13a. Then the whole surface is coated with an insulating layer 16 made of polyimide resin where openings 16a and 16b are made. The second wiring pattern 17, or a upper layer while leading it over these openings is provided at a right angle to the pattern 14 and made to contact the layer 15b. Next a lead wire 19 is bonded on the pattern 17. By so doing, the wiring patterns 14 and 17 are made to cross each other and piled one after the other.
COPYRIGHT: (C)1980,JPO&Japio
JP12642678A 1978-10-14 1978-10-14 Semiconductor device Granted JPS5553441A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP12642678A JPS5553441A (en) 1978-10-14 1978-10-14 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP12642678A JPS5553441A (en) 1978-10-14 1978-10-14 Semiconductor device

Publications (2)

Publication Number Publication Date
JPS5553441A true JPS5553441A (en) 1980-04-18
JPS612297B2 JPS612297B2 (en) 1986-01-23

Family

ID=14934878

Family Applications (1)

Application Number Title Priority Date Filing Date
JP12642678A Granted JPS5553441A (en) 1978-10-14 1978-10-14 Semiconductor device

Country Status (1)

Country Link
JP (1) JPS5553441A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5812949U (en) * 1981-07-20 1983-01-27 三洋電機株式会社 Multilayer wiring structure of semiconductor integrated circuits
JPS5852854A (en) * 1981-09-24 1983-03-29 Nec Corp Semiconductor device
JPS63283040A (en) * 1987-05-15 1988-11-18 Toshiba Corp Semiconductor device
USRE40819E1 (en) 1995-12-21 2009-07-07 Micron Technology, Inc. Semiconductor device with improved bond pads

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02146381A (en) * 1988-11-25 1990-06-05 Matsushita Electric Ind Co Ltd Fluid control valve

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5812949U (en) * 1981-07-20 1983-01-27 三洋電機株式会社 Multilayer wiring structure of semiconductor integrated circuits
JPH0314050Y2 (en) * 1981-07-20 1991-03-28
JPS5852854A (en) * 1981-09-24 1983-03-29 Nec Corp Semiconductor device
JPS63283040A (en) * 1987-05-15 1988-11-18 Toshiba Corp Semiconductor device
JPH0546973B2 (en) * 1987-05-15 1993-07-15 Tokyo Shibaura Electric Co
USRE40819E1 (en) 1995-12-21 2009-07-07 Micron Technology, Inc. Semiconductor device with improved bond pads

Also Published As

Publication number Publication date
JPS612297B2 (en) 1986-01-23

Similar Documents

Publication Publication Date Title
JPS6461934A (en) Semiconductor device and manufacture thereof
EP0177105A3 (en) Method for providing a semiconductor device with planarized contacts
JPS5553441A (en) Semiconductor device
JPS5640260A (en) Manufacture of semiconductor device
JPS5731155A (en) Manufacture of semiconductor device
JPS57145340A (en) Manufacture of semiconductor device
JPS5732654A (en) Semiconductor integrated circuit device
JPS54158884A (en) Manufacture of semiconductor device
JPS54145488A (en) Semiconductor device
JPS56161656A (en) Manufacture of semiconductor device
JPS54161285A (en) Manufacture of semiconductor device
JPS559415A (en) Semiconductor manufacturing method
JP2551077B2 (en) Semiconductor integrated circuit device
JPS54113277A (en) Production of semiconductor device
JPS5649541A (en) Multilayer wiring structure for integrated circuit
KR920010820A (en) Semiconductor device connection device and manufacturing method
JPS5615052A (en) Semiconductor device with multilayer wiring
JPS54162458A (en) Manufacture for semiconductor device
JPS64745A (en) Wiring structure of semiconductor device
JPS57181141A (en) Semiconductor device
JPS56130951A (en) Manufacture of semiconductor device
JPS6489343A (en) Manufacture of semiconductor device
JPS53148291A (en) Production of semiconductor device
JPS5760855A (en) Manufacture of semiconductor device
JPS56153751A (en) Semiconductor device