JPS55132157A - Frame-synchronous pattern detecting circuit - Google Patents

Frame-synchronous pattern detecting circuit

Info

Publication number
JPS55132157A
JPS55132157A JP3770879A JP3770879A JPS55132157A JP S55132157 A JPS55132157 A JP S55132157A JP 3770879 A JP3770879 A JP 3770879A JP 3770879 A JP3770879 A JP 3770879A JP S55132157 A JPS55132157 A JP S55132157A
Authority
JP
Japan
Prior art keywords
frame
circuit
constitution
synchronizing
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3770879A
Other languages
English (en)
Other versions
JPS6141186B2 (ja
Inventor
Yoshihiro Yamamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP3770879A priority Critical patent/JPS55132157A/ja
Publication of JPS55132157A publication Critical patent/JPS55132157A/ja
Publication of JPS6141186B2 publication Critical patent/JPS6141186B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/0602—Systems characterised by the synchronising information used
    • H04J3/0605—Special codes used as synchronising signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP3770879A 1979-03-31 1979-03-31 Frame-synchronous pattern detecting circuit Granted JPS55132157A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3770879A JPS55132157A (en) 1979-03-31 1979-03-31 Frame-synchronous pattern detecting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP3770879A JPS55132157A (en) 1979-03-31 1979-03-31 Frame-synchronous pattern detecting circuit

Publications (2)

Publication Number Publication Date
JPS55132157A true JPS55132157A (en) 1980-10-14
JPS6141186B2 JPS6141186B2 (ja) 1986-09-12

Family

ID=12505016

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3770879A Granted JPS55132157A (en) 1979-03-31 1979-03-31 Frame-synchronous pattern detecting circuit

Country Status (1)

Country Link
JP (1) JPS55132157A (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6090447A (ja) * 1983-10-24 1985-05-21 Nec Corp フレ−ム同期回路
JPS62241448A (ja) * 1986-03-19 1987-10-22 Iwatsu Electric Co Ltd デ−タ伝送方式
JPS644132A (en) * 1987-06-26 1989-01-09 Nec Corp Multi-frame transmission system
JPH02162851A (ja) * 1988-12-15 1990-06-22 Nec Eng Ltd フレーム同期判定回路

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5368045A (en) * 1976-11-29 1978-06-17 Nec Corp Variable length 2-dimensional shift register

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5368045A (en) * 1976-11-29 1978-06-17 Nec Corp Variable length 2-dimensional shift register

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6090447A (ja) * 1983-10-24 1985-05-21 Nec Corp フレ−ム同期回路
JPH0218777B2 (ja) * 1983-10-24 1990-04-26 Nippon Electric Co
JPS62241448A (ja) * 1986-03-19 1987-10-22 Iwatsu Electric Co Ltd デ−タ伝送方式
JPS644132A (en) * 1987-06-26 1989-01-09 Nec Corp Multi-frame transmission system
JPH02162851A (ja) * 1988-12-15 1990-06-22 Nec Eng Ltd フレーム同期判定回路

Also Published As

Publication number Publication date
JPS6141186B2 (ja) 1986-09-12

Similar Documents

Publication Publication Date Title
KR920010618A (ko) 동기형 다이나믹 ram
KR880009520A (ko) 디지탈 데이타 메모리 시스템
ES391155A1 (es) Sistema de sincronizacion de cuadros.
GB1053189A (ja)
JPS55132157A (en) Frame-synchronous pattern detecting circuit
JPS56106421A (en) Constant ratio delay circuit
SU1335996A1 (ru) След щий умножитель частоты
JP2545010B2 (ja) ゲ―ト装置
KR910008966A (ko) 수평 동기 펄스 측정 회로
JPS573293A (en) Delay circuit
SU1683006A1 (ru) Устройство дл делени на два последовательных кода "золотой" пропорции
JPH0710042B2 (ja) タイミング信号発生装置
SU1629969A1 (ru) Устройство дл формировани импульсов
JPS5451710A (en) Bit phase synchronizing circuit
SU894862A1 (ru) Формирователь многофазного сигнала
SU544161A1 (ru) Устройство фазировани аппаратуры передачи информации циклическим кодом
JPS553265A (en) Reception timing device for digital code
SU1488971A1 (ru) Устройство фазирования тактовых импульсов
JPS5792484A (en) Timing pulse generating circuit
SU1356251A1 (ru) Устройство выделени циклового синхросигнала
SU900458A1 (ru) Регистр
SU1129723A1 (ru) Устройство дл формировани импульсных последовательностей
SU1672445A1 (ru) Генератор равномерно распределенных случайных чисел
SU1347160A1 (ru) Многофазный генератор импульсов
RU1827718C (ru) Дешифратор врем импульсных кодов