JP3173456B2
(ja)
*
|
1998-03-19 |
2001-06-04 |
日本電気株式会社 |
半導体記憶装置
|
JP2000030436A
(ja)
*
|
1998-07-09 |
2000-01-28 |
Fujitsu Ltd |
半導体装置
|
US6178134B1
(en)
*
|
1999-09-21 |
2001-01-23 |
Lucent Technologies, Inc. |
Static random access memory with global bit-lines
|
JP4427847B2
(ja)
*
|
1999-11-04 |
2010-03-10 |
エルピーダメモリ株式会社 |
ダイナミック型ramと半導体装置
|
AU2000224587A1
(en)
|
2000-02-04 |
2001-08-14 |
Hitachi Ltd. |
Semiconductor device
|
JP4552258B2
(ja)
*
|
2000-03-29 |
2010-09-29 |
エルピーダメモリ株式会社 |
半導体記憶装置
|
US6272062B1
(en)
*
|
2000-05-31 |
2001-08-07 |
Infineon Technologies Ag |
Semiconductor memory with programmable bitline multiplexers
|
US6304479B1
(en)
*
|
2000-06-23 |
2001-10-16 |
Infineon Technologies North America Corp. |
Shielded bit line architecture for memory arrays
|
US6272041B1
(en)
*
|
2000-08-28 |
2001-08-07 |
Motorola, Inc. |
MTJ MRAM parallel-parallel architecture
|
DE10127371A1
(de)
*
|
2001-06-06 |
2002-12-12 |
Infineon Technologies Ag |
Halbleiter-Speicheranordnung
|
KR100403348B1
(ko)
*
|
2001-10-08 |
2003-11-01 |
주식회사 하이닉스반도체 |
계층적 구조를 갖는 비트라인 선택 회로
|
JP3910047B2
(ja)
*
|
2001-11-20 |
2007-04-25 |
松下電器産業株式会社 |
半導体記憶装置
|
US6795326B2
(en)
*
|
2001-12-12 |
2004-09-21 |
Micron Technology, Inc. |
Flash array implementation with local and global bit lines
|
KR100472726B1
(ko)
*
|
2002-10-29 |
2005-03-10 |
주식회사 하이닉스반도체 |
고속 데이터억세스를 위한 반도체 메모리장치 및 그구동방법
|
US7518182B2
(en)
|
2004-07-20 |
2009-04-14 |
Micron Technology, Inc. |
DRAM layout with vertical FETs and method of formation
|
US7285812B2
(en)
*
|
2004-09-02 |
2007-10-23 |
Micron Technology, Inc. |
Vertical transistors
|
US7199419B2
(en)
*
|
2004-12-13 |
2007-04-03 |
Micron Technology, Inc. |
Memory structure for reduced floating body effect
|
JP4649260B2
(ja)
*
|
2005-04-13 |
2011-03-09 |
パナソニック株式会社 |
半導体記憶装置
|
JP4836487B2
(ja)
*
|
2005-04-28 |
2011-12-14 |
ルネサスエレクトロニクス株式会社 |
不揮発性半導体記憶装置
|
US7371627B1
(en)
|
2005-05-13 |
2008-05-13 |
Micron Technology, Inc. |
Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines
|
US7120046B1
(en)
|
2005-05-13 |
2006-10-10 |
Micron Technology, Inc. |
Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines
|
US7888721B2
(en)
*
|
2005-07-06 |
2011-02-15 |
Micron Technology, Inc. |
Surround gate access transistors with grown ultra-thin bodies
|
US7768051B2
(en)
|
2005-07-25 |
2010-08-03 |
Micron Technology, Inc. |
DRAM including a vertical surround gate transistor
|
US7696567B2
(en)
|
2005-08-31 |
2010-04-13 |
Micron Technology, Inc |
Semiconductor memory device
|
KR100893580B1
(ko)
*
|
2006-02-22 |
2009-04-17 |
주식회사 하이닉스반도체 |
계층적 비트라인 구조를 갖는 메모리 장치
|
KR100893581B1
(ko)
|
2006-02-22 |
2009-04-17 |
주식회사 하이닉스반도체 |
계층적 비트라인 구조를 갖는 메모리 장치
|
JP4909619B2
(ja)
*
|
2006-04-13 |
2012-04-04 |
パナソニック株式会社 |
半導体記憶装置
|
KR100869541B1
(ko)
|
2006-05-26 |
2008-11-19 |
삼성전자주식회사 |
오픈 비트라인 구조의 메모리 장치 및 이 장치의 비트라인데이터 센싱 방법
|
US7376027B1
(en)
*
|
2006-11-07 |
2008-05-20 |
Taiwan Semiconductor Manufacturing Co., Ltd. |
DRAM concurrent writing and sensing scheme
|
KR100819100B1
(ko)
*
|
2007-01-04 |
2008-04-03 |
삼성전자주식회사 |
반도체 메모리 장치에서의 데이터 라인 배치 구조 및 라인드라이빙 방법
|
US7471546B2
(en)
*
|
2007-01-05 |
2008-12-30 |
International Business Machines Corporation |
Hierarchical six-transistor SRAM
|
US7460387B2
(en)
*
|
2007-01-05 |
2008-12-02 |
International Business Machines Corporation |
eDRAM hierarchical differential sense amp
|
US7499312B2
(en)
*
|
2007-01-05 |
2009-03-03 |
International Business Machines Corporation |
Fast, stable, SRAM cell using seven devices and hierarchical bit/sense line
|
US7460423B2
(en)
*
|
2007-01-05 |
2008-12-02 |
International Business Machines Corporation |
Hierarchical 2T-DRAM with self-timed sensing
|
DE102007012902B3
(de)
*
|
2007-03-19 |
2008-07-10 |
Qimonda Ag |
Kopplungsoptimierte Anschlusskonfiguration von Signalleitungen und Verstärkern
|
US7923373B2
(en)
|
2007-06-04 |
2011-04-12 |
Micron Technology, Inc. |
Pitch multiplication using self-assembling materials
|
US7742324B2
(en)
*
|
2008-02-19 |
2010-06-22 |
Micron Technology, Inc. |
Systems and devices including local data lines and methods of using, making, and operating the same
|
KR20110006449A
(ko)
|
2009-07-14 |
2011-01-20 |
삼성전자주식회사 |
계층적 비트라인 구조를 갖는 반도체 메모리 장치 및 그 구동 방법
|
WO2011028343A2
(en)
*
|
2009-09-01 |
2011-03-10 |
Rambus Inc. |
Semiconductor memory device with hierarchical bitlines
|
JP2012123878A
(ja)
*
|
2010-12-09 |
2012-06-28 |
Elpida Memory Inc |
半導体装置及びその制御方法
|
US9401363B2
(en)
|
2011-08-23 |
2016-07-26 |
Micron Technology, Inc. |
Vertical transistor devices, memory arrays, and methods of forming vertical transistor devices
|
JP2013171602A
(ja)
|
2012-02-20 |
2013-09-02 |
Elpida Memory Inc |
半導体装置
|
GB2525904B
(en)
*
|
2014-05-08 |
2018-05-09 |
Surecore Ltd |
Memory unit
|
CN105427889B
(zh)
*
|
2014-09-23 |
2019-04-09 |
北京兆易创新科技股份有限公司 |
一种存储器
|
WO2018125135A1
(en)
*
|
2016-12-29 |
2018-07-05 |
Intel Corporation |
Sram with hierarchical bit lines in monolithic 3d integrated chips
|
US12387768B2
(en)
*
|
2022-09-26 |
2025-08-12 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
Memory device including separate negative bit line
|