JPH11501466A - 高電力マイクロ波soi−mosfetデバイスの製造方法 - Google Patents
高電力マイクロ波soi−mosfetデバイスの製造方法Info
- Publication number
- JPH11501466A JPH11501466A JP9524145A JP52414597A JPH11501466A JP H11501466 A JPH11501466 A JP H11501466A JP 9524145 A JP9524145 A JP 9524145A JP 52414597 A JP52414597 A JP 52414597A JP H11501466 A JPH11501466 A JP H11501466A
- Authority
- JP
- Japan
- Prior art keywords
- source
- gate
- forming
- metal
- soi
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004519 manufacturing process Methods 0.000 title claims description 11
- 229910052751 metal Inorganic materials 0.000 claims abstract description 36
- 239000002184 metal Substances 0.000 claims abstract description 36
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 17
- 239000010703 silicon Substances 0.000 claims abstract description 16
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 15
- 238000000034 method Methods 0.000 claims abstract description 11
- 239000000758 substrate Substances 0.000 claims description 5
- 230000008569 process Effects 0.000 claims description 4
- 238000009826 distribution Methods 0.000 claims description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 13
- 239000011733 molybdenum Substances 0.000 description 13
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 12
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 5
- 239000004020 conductor Substances 0.000 description 4
- 238000002347 injection Methods 0.000 description 4
- 239000007924 injection Substances 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- GPBUGPUPKAGMDK-UHFFFAOYSA-N azanylidynemolybdenum Chemical compound [Mo]#N GPBUGPUPKAGMDK-UHFFFAOYSA-N 0.000 description 3
- 238000009792 diffusion process Methods 0.000 description 3
- 230000005684 electric field Effects 0.000 description 3
- 239000000463 material Substances 0.000 description 3
- 239000003870 refractory metal Substances 0.000 description 3
- 229910021332 silicide Inorganic materials 0.000 description 3
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 3
- 239000002253 acid Substances 0.000 description 2
- 230000004888 barrier function Effects 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- -1 boron ions Chemical class 0.000 description 2
- 230000015556 catabolic process Effects 0.000 description 2
- 238000012938 design process Methods 0.000 description 2
- 230000008030 elimination Effects 0.000 description 2
- 238000003379 elimination reaction Methods 0.000 description 2
- 238000005530 etching Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 235000012239 silicon dioxide Nutrition 0.000 description 2
- 239000000377 silicon dioxide Substances 0.000 description 2
- 229910052814 silicon oxide Inorganic materials 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 229910016570 AlCu Inorganic materials 0.000 description 1
- 241000252141 Semionotiformes Species 0.000 description 1
- 229910008599 TiW Inorganic materials 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000003628 erosive effect Effects 0.000 description 1
- 239000007943 implant Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 150000002500 ions Chemical class 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 150000002751 molybdenum Chemical class 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66742—Thin film unipolar transistors
- H01L29/66772—Monocristalline silicon transistors on insulating substrates, e.g. quartz substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Thin Film Transistor (AREA)
Abstract
Description
Claims (1)
- 【特許請求の範囲】 1.(a) 酸化物で絶縁した基板上に薄いシリコン層を有するSOIデバイスを形 成する工程と、 (b) 前記薄いシリコン層内を第1導電形の逆行ドーピング分布を呈するよう に組成する工程と、 (c) 前記薄いシリコン層の上のゲート酸化物の上に複数の高導電性の金属ゲ ートフィンガーを形成する工程と、 (d) 前記金属ゲートフィンガーのうちの少なくとも1つに隣接するソース形 成用領域内に第1導電形の自己整合ソース−シールドを形成する工程と、 (e) 前記ソース−シールド内にソース領域を形成する工程と、 (f) 前記ソース領域とは反対側にて前記1個の金属ゲートフィンガーに隣接 する個所に前記ソース領域と同じ第2導電形のドレイン領域を形成する工程と、 (g) このように形成したデバイス構体の表面上に酸化物層を形成する工程と 、 (h) 前記ソース及びドレイン領域に金属接点を設け、前記金属ゲートフィン ガーをデバイスの一辺におけるゲートバスに接続する工程と を具えている高電力マイクロ波SOI-MOSFETデバイスの製造方法。 2.前記複数の金属ゲートフィンガーを、比較的短いゲート長に対して長いゲー ト幅で形成し、且つ前記複数の金属ゲートフィンガーを少なくとも1個の金属ゲ ートステムに接続することを特徴とする請求の範囲1に記載の方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/580,409 | 1995-12-28 | ||
US08/580,409 US5681761A (en) | 1995-12-28 | 1995-12-28 | Microwave power SOI-MOSFET with high conductivity metal gate |
PCT/IB1996/001403 WO1997024758A1 (en) | 1995-12-28 | 1996-12-10 | Microwave power soi-mosfet with high conductivity metal gate |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH11501466A true JPH11501466A (ja) | 1999-02-02 |
JP4126349B2 JP4126349B2 (ja) | 2008-07-30 |
Family
ID=24320994
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP52414597A Expired - Fee Related JP4126349B2 (ja) | 1995-12-28 | 1996-12-10 | 高電力マイクロ波soi−mosfetデバイスの製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US5681761A (ja) |
EP (1) | EP0812471A1 (ja) |
JP (1) | JP4126349B2 (ja) |
TW (1) | TW310456B (ja) |
WO (1) | WO1997024758A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7079829B2 (en) | 2002-11-15 | 2006-07-18 | Matsushita Electric Industrial Co, Ltd. | Semiconductor differential circuit, oscillation apparatus, switching apparatus, amplifying apparatus, mixer apparatus and circuit apparatus using same, and semiconductor differential circuit placement method |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100248507B1 (ko) * | 1997-09-04 | 2000-03-15 | 윤종용 | 소이 트랜지스터 및 그의 제조 방법 |
KR100338008B1 (ko) * | 1997-11-20 | 2002-10-25 | 삼성전자 주식회사 | 질화 몰리브덴-금속 합금막과 그의 제조 방법, 액정표시장치용 배선과 그의 제조 방법 및 액정 표시 장치와 그의 제조방법 |
US6164781A (en) * | 1998-11-13 | 2000-12-26 | Alliedsignal Inc. | High temperature transistor with reduced risk of electromigration and differently shaped electrodes |
SE522576C2 (sv) * | 2001-03-09 | 2004-02-17 | Ericsson Telefon Ab L M | Effekt-LDMOS-transistor för radiofrekvens |
KR100425462B1 (ko) * | 2001-09-10 | 2004-03-30 | 삼성전자주식회사 | Soi 상의 반도체 장치 및 그의 제조방법 |
US6849491B2 (en) | 2001-09-28 | 2005-02-01 | Dalsa Semiconductor Inc. | Method of making high-voltage bipolar/CMOS/DMOS (BCD) devices |
US6804502B2 (en) | 2001-10-10 | 2004-10-12 | Peregrine Semiconductor Corporation | Switch circuit and method of switching radio frequency signals |
ITMI20012284A1 (it) * | 2001-10-30 | 2003-04-30 | St Microelectronics Srl | Metodo per il perfezionamento della connessione elettrica tra un dispositivo elettronico di potenza ed il suo package |
DE10250832B4 (de) | 2002-10-31 | 2010-02-11 | Infineon Technologies Ag | MOS-Transistor auf SOI-Substrat mit Source-Durchkontaktierung und Verfahren zur Herstellung eines solchen Transistors |
US6825506B2 (en) * | 2002-11-27 | 2004-11-30 | Intel Corporation | Field effect transistor and method of fabrication |
EP3570374B1 (en) | 2004-06-23 | 2022-04-20 | pSemi Corporation | Integrated rf front end |
US7910993B2 (en) | 2005-07-11 | 2011-03-22 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFET's using an accumulated charge sink |
US8742502B2 (en) | 2005-07-11 | 2014-06-03 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
USRE48965E1 (en) | 2005-07-11 | 2022-03-08 | Psemi Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US20080076371A1 (en) | 2005-07-11 | 2008-03-27 | Alexander Dribinsky | Circuit and method for controlling charge injection in radio frequency switches |
US9653601B2 (en) | 2005-07-11 | 2017-05-16 | Peregrine Semiconductor Corporation | Method and apparatus for use in improving linearity of MOSFETs using an accumulated charge sink-harmonic wrinkle reduction |
US7890891B2 (en) | 2005-07-11 | 2011-02-15 | Peregrine Semiconductor Corporation | Method and apparatus improving gate oxide reliability by controlling accumulated charge |
US7960772B2 (en) | 2007-04-26 | 2011-06-14 | Peregrine Semiconductor Corporation | Tuning capacitance to enhance FET stack voltage withstand |
EP2760136B1 (en) | 2008-02-28 | 2018-05-09 | Peregrine Semiconductor Corporation | Method and apparatus for use in digitally tuning a capacitor in an integrated circuit device |
US8723260B1 (en) | 2009-03-12 | 2014-05-13 | Rf Micro Devices, Inc. | Semiconductor radio frequency switch with body contact |
US9590674B2 (en) | 2012-12-14 | 2017-03-07 | Peregrine Semiconductor Corporation | Semiconductor devices with switchable ground-body connection |
US20150236798A1 (en) | 2013-03-14 | 2015-08-20 | Peregrine Semiconductor Corporation | Methods for Increasing RF Throughput Via Usage of Tunable Filters |
US9406695B2 (en) | 2013-11-20 | 2016-08-02 | Peregrine Semiconductor Corporation | Circuit and method for improving ESD tolerance and switching speed |
US9831857B2 (en) | 2015-03-11 | 2017-11-28 | Peregrine Semiconductor Corporation | Power splitter with programmable output phase shift |
US9948281B2 (en) | 2016-09-02 | 2018-04-17 | Peregrine Semiconductor Corporation | Positive logic digitally tunable capacitor |
US10886911B2 (en) | 2018-03-28 | 2021-01-05 | Psemi Corporation | Stacked FET switch bias ladders |
US10505530B2 (en) | 2018-03-28 | 2019-12-10 | Psemi Corporation | Positive logic switch with selectable DC blocking circuit |
US10236872B1 (en) | 2018-03-28 | 2019-03-19 | Psemi Corporation | AC coupling modules for bias ladders |
US11476849B2 (en) | 2020-01-06 | 2022-10-18 | Psemi Corporation | High power positive logic switch |
US20210373212A1 (en) * | 2020-05-26 | 2021-12-02 | Lawrence Livermore National Security, Llc | High reflectance and high thermal stability in reactively sputtered multilayers |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2802838A1 (de) * | 1978-01-23 | 1979-08-16 | Siemens Ag | Mis-feldeffekttransistor mit kurzer kanallaenge |
US4173818A (en) * | 1978-05-30 | 1979-11-13 | International Business Machines Corporation | Method for fabricating transistor structures having very short effective channels |
US4498093A (en) * | 1981-09-14 | 1985-02-05 | At&T Bell Laboratories | High-power III-V semiconductor device |
US4633289A (en) * | 1983-09-12 | 1986-12-30 | Hughes Aircraft Company | Latch-up immune, multiple retrograde well high density CMOS FET |
US4578128A (en) * | 1984-12-03 | 1986-03-25 | Ncr Corporation | Process for forming retrograde dopant distributions utilizing simultaneous outdiffusion of dopants |
US4949799A (en) * | 1986-02-03 | 1990-08-21 | Wernimont T August | Electronic weighing structure |
NL8802219A (nl) * | 1988-09-09 | 1990-04-02 | Philips Nv | Werkwijze voor het vervaardigen van een halfgeleiderinrichting met een siliciumlichaam waarin door ionenimplantaties halfgeleidergebieden worden gevormd. |
JP2510710B2 (ja) * | 1988-12-13 | 1996-06-26 | 三菱電機株式会社 | 絶縁体基板上の半導体層に形成されたmos型電界効果トランジスタ |
US5215931A (en) * | 1989-06-13 | 1993-06-01 | Texas Instruments Incorporated | Method of making extended body contact for semiconductor over insulator transistor |
DE69115118T2 (de) * | 1990-05-17 | 1996-05-30 | Sharp Kk | Verfahren zum Herstellen eines Dünnfilm-Transistors. |
DE69111929T2 (de) * | 1990-07-09 | 1996-03-28 | Sony Corp | Halbleiteranordnung auf einem dielektrischen isolierten Substrat. |
US5185280A (en) * | 1991-01-29 | 1993-02-09 | Texas Instruments Incorporated | Method of fabricating a soi transistor with pocket implant and body-to-source (bts) contact |
US5185275A (en) * | 1992-03-30 | 1993-02-09 | Micron Technology, Inc. | Snap-back preventing method for high voltage MOSFET |
US5252502A (en) * | 1992-08-03 | 1993-10-12 | Texas Instruments Incorporated | Method of making MOS VLSI semiconductor device with metal gate |
US5359219A (en) * | 1992-12-04 | 1994-10-25 | Texas Instruments Incorporated | Silicon on insulator device comprising improved substrate doping |
US5371394A (en) * | 1993-11-15 | 1994-12-06 | Motorola, Inc. | Double implanted laterally diffused MOS device and method thereof |
US5441906A (en) * | 1994-04-04 | 1995-08-15 | Motorola, Inc. | Insulated gate field effect transistor having a partial channel and method for fabricating |
US5482871A (en) * | 1994-04-15 | 1996-01-09 | Texas Instruments Incorporated | Method for forming a mesa-isolated SOI transistor having a split-process polysilicon gate |
JPH08213409A (ja) * | 1995-02-06 | 1996-08-20 | Nec Corp | 半導体装置 |
-
1995
- 1995-12-28 US US08/580,409 patent/US5681761A/en not_active Expired - Lifetime
-
1996
- 1996-12-10 WO PCT/IB1996/001403 patent/WO1997024758A1/en active Application Filing
- 1996-12-10 EP EP96939276A patent/EP0812471A1/en not_active Withdrawn
- 1996-12-10 JP JP52414597A patent/JP4126349B2/ja not_active Expired - Fee Related
-
1997
- 1997-01-30 TW TW086101025A patent/TW310456B/zh active
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7079829B2 (en) | 2002-11-15 | 2006-07-18 | Matsushita Electric Industrial Co, Ltd. | Semiconductor differential circuit, oscillation apparatus, switching apparatus, amplifying apparatus, mixer apparatus and circuit apparatus using same, and semiconductor differential circuit placement method |
Also Published As
Publication number | Publication date |
---|---|
TW310456B (ja) | 1997-07-11 |
US5681761A (en) | 1997-10-28 |
WO1997024758A1 (en) | 1997-07-10 |
JP4126349B2 (ja) | 2008-07-30 |
EP0812471A1 (en) | 1997-12-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4126349B2 (ja) | 高電力マイクロ波soi−mosfetデバイスの製造方法 | |
US8163618B2 (en) | Power MOSFET device structure for high frequency applications | |
US8035112B1 (en) | SIC power DMOSFET with self-aligned source contact | |
JP2585331B2 (ja) | 高耐圧プレーナ素子 | |
US6620667B2 (en) | Method of making a HF LDMOS structure with a trench type sinker | |
US5119153A (en) | Small cell low contact resistance rugged power field effect devices and method of fabrication | |
US7538370B2 (en) | Semiconductor device having reduced gate charge and reduced on resistance and method | |
EP1103074A2 (en) | Mosfet having self-aligned gate and buried shield and method of making same | |
US6972231B2 (en) | Rad Hard MOSFET with graded body diode junction and reduced on resistance | |
EP1573824B1 (en) | Vertical insulated gate transistor and manufacturing method | |
US11489047B2 (en) | Semiconductor device and method of manufacturing the same | |
JP2006286953A (ja) | 半導体装置およびその製造方法 | |
US5234851A (en) | Small cell, low contact assistance rugged power field effect devices and method of fabrication | |
US20050280087A1 (en) | Laterally diffused MOS transistor having source capacitor and gate shield | |
JPH05259455A (ja) | 半導体装置 | |
US6284669B1 (en) | Power transistor with silicided gate and contacts | |
JPH0897410A (ja) | 自己整合した横型dmosトランジスタの製造法 | |
US20240014286A1 (en) | Power mosfet device with isolated gate structure and manufacturing process thereof | |
TWI808856B (zh) | 帶有遮罩電極的底部源極溝槽mosfet | |
TWI829086B (zh) | 利用新的單元幾何結構增強固態功率半導體器件特性 | |
JP2004152806A (ja) | 絶縁ゲート型半導体素子及び絶縁ゲート型半導体素子の製造方法 | |
JP3376209B2 (ja) | 半導体装置とその製造方法 | |
CN114613853A (zh) | 具有自对准沟道的宽带隙半导体器件及集成方案 | |
JPS63211765A (ja) | 縦形半導体装置およびその製造方法 | |
JPS6158986B2 (ja) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20031208 |
|
A72 | Notification of change in name of applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A721 Effective date: 20031208 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070529 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20070829 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20071015 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071127 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080325 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080414 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20080404 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110523 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120523 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130523 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |