JPH11150467A5 - - Google Patents

Info

Publication number
JPH11150467A5
JPH11150467A5 JP1998181148A JP18114898A JPH11150467A5 JP H11150467 A5 JPH11150467 A5 JP H11150467A5 JP 1998181148 A JP1998181148 A JP 1998181148A JP 18114898 A JP18114898 A JP 18114898A JP H11150467 A5 JPH11150467 A5 JP H11150467A5
Authority
JP
Japan
Prior art keywords
output
circuit
signal
state
slew rate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998181148A
Other languages
English (en)
Japanese (ja)
Other versions
JPH11150467A (ja
JP4174102B2 (ja
Filing date
Publication date
Priority claimed from US08/884,438 external-priority patent/US5977790A/en
Application filed filed Critical
Publication of JPH11150467A publication Critical patent/JPH11150467A/ja
Publication of JPH11150467A5 publication Critical patent/JPH11150467A5/ja
Application granted granted Critical
Publication of JP4174102B2 publication Critical patent/JP4174102B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP18114898A 1997-06-27 1998-06-26 スルーレート制御装置 Expired - Fee Related JP4174102B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/884,438 US5977790A (en) 1997-06-27 1997-06-27 Apparatus and method of providing a programmable slew rate control output driver
US08/884438 1997-06-27

Publications (3)

Publication Number Publication Date
JPH11150467A JPH11150467A (ja) 1999-06-02
JPH11150467A5 true JPH11150467A5 (enExample) 2005-10-20
JP4174102B2 JP4174102B2 (ja) 2008-10-29

Family

ID=25384632

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18114898A Expired - Fee Related JP4174102B2 (ja) 1997-06-27 1998-06-26 スルーレート制御装置

Country Status (3)

Country Link
US (1) US5977790A (enExample)
JP (1) JP4174102B2 (enExample)
KR (1) KR100511824B1 (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3076300B2 (ja) * 1998-04-20 2000-08-14 日本電気アイシーマイコンシステム株式会社 出力バッファ回路
JP3152204B2 (ja) * 1998-06-02 2001-04-03 日本電気株式会社 スルーレート出力回路
US6356102B1 (en) 1998-11-13 2002-03-12 Integrated Device Technology, Inc. Integrated circuit output buffers having control circuits therein that utilize output signal feedback to control pull-up and pull-down time intervals
US6242942B1 (en) 1998-11-13 2001-06-05 Integrated Device Technology, Inc. Integrated circuit output buffers having feedback switches therein for reducing simultaneous switching noise and improving impedance matching characteristics
US6091260A (en) * 1998-11-13 2000-07-18 Integrated Device Technology, Inc. Integrated circuit output buffers having low propagation delay and improved noise characteristics
US6288563B1 (en) 1998-12-31 2001-09-11 Intel Corporation Slew rate control
US6351172B1 (en) * 2000-02-29 2002-02-26 Dmel Inc. High-speed output driver with an impedance adjustment scheme
US6636069B1 (en) 2000-03-22 2003-10-21 Intel Corporation Method and apparatus for compensated slew rate control of line termination
US6359478B1 (en) 2001-08-31 2002-03-19 Pericom Semiconductor Corp. Reduced-undershoot CMOS output buffer with delayed VOL-driver transistor
ITRM20030029A1 (it) * 2003-01-27 2004-07-28 Micron Technology Inc Regolazione di "robustezza" per buffer di uscita di circuiti elettronici.
TW580787B (en) * 2003-03-14 2004-03-21 Novatek Microelectronics Corp Slew rate enhancement device and slew rate enhancement method
KR100564586B1 (ko) 2003-11-17 2006-03-29 삼성전자주식회사 비트 구성에 따라 출력신호의 슬루율을 조절하는 데이터출력 드라이버
US7005886B2 (en) * 2004-04-30 2006-02-28 Agilent Technologies, Inc. Tristateable CMOS driver with controlled slew rate for integrated circuit I/O pads
US7471113B1 (en) * 2006-09-26 2008-12-30 Marvell International Ltd. Low crowbar current slew rate controlled driver
US7518395B1 (en) * 2007-10-16 2009-04-14 International Business Machines Corporation IO driver with slew rate boost circuit
US7772901B2 (en) * 2009-01-08 2010-08-10 Himax Technologies Limited Slew rate control circuit
US9842066B2 (en) * 2012-05-31 2017-12-12 Nxp Usa, Inc. Integrated circuit comprising an IO buffer driver and method therefor
DE102020105474A1 (de) * 2020-03-02 2021-09-02 Infineon Technologies Ag Integrierter Schaltkreis
KR102763935B1 (ko) * 2020-05-21 2025-02-07 에스케이하이닉스 주식회사 송신 회로
JP2025050244A (ja) 2023-09-22 2025-04-04 株式会社東芝 発振回路

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4232327A (en) * 1978-11-13 1980-11-04 Rca Corporation Extended drain self-aligned silicon gate MOSFET
JPS6234830U (enExample) * 1985-08-19 1987-02-28
US4731553A (en) * 1986-09-30 1988-03-15 Texas Instruments Incorporated CMOS output buffer having improved noise characteristics
JPS6427092A (en) * 1987-07-22 1989-01-30 Nippon Electric Ic Microcomput Output circuit
US4855623A (en) * 1987-11-05 1989-08-08 Texas Instruments Incorporated Output buffer having programmable drive current
KR960009398B1 (ko) * 1989-01-30 1996-07-18 문정환 출력 버퍼 회로
KR940005873Y1 (ko) * 1989-08-31 1994-08-26 금성일렉트론 주식회사 슬루레이트 조절 트라이 스테이트 출력버퍼
US5387824A (en) * 1989-12-01 1995-02-07 Vlsi Technology, Inc. Variable drive output buffer circuit
US5122690A (en) * 1990-10-16 1992-06-16 General Electric Company Interface circuits including driver circuits with switching noise reduction
JPH0514167A (ja) * 1991-06-28 1993-01-22 Kawasaki Steel Corp 出力ドライバ回路
US5371424A (en) * 1992-11-25 1994-12-06 Motorola, Inc. Transmitter/receiver circuit and method therefor
US5500610A (en) * 1993-10-08 1996-03-19 Standard Microsystems Corp. Very high current integrated circuit output buffer with short circuit protection and reduced power bus spikes
JP2734398B2 (ja) * 1995-03-30 1998-03-30 日本電気株式会社 出力バッファ回路
KR0161464B1 (ko) * 1995-11-28 1999-03-20 김광호 반도체 장치의 출력버퍼

Similar Documents

Publication Publication Date Title
JP4174102B2 (ja) スルーレート制御装置
JPH11150467A5 (enExample)
JP3258866B2 (ja) 集積回路
US5568081A (en) Variable slew control for output buffers
US5457407A (en) Binary weighted reference circuit for a variable impedance output buffer
US7363595B2 (en) Method and apparatus for analog compensation of driver output signal slew rate against device impedance variation
US5387826A (en) Overvoltage protection against charge leakage in an output driver
US8332550B1 (en) Method and apparatus for a hot-swappable input/output device with programmable over-voltage clamp protection
US5532630A (en) Receiver circuit with a bus-keeper feature
US6094086A (en) High drive CMOS output buffer with fast and slow speed controls
JP3916694B2 (ja) 耐高電圧ｃｍｏｓ入力／出力パッド回路
CA2113987A1 (en) Very low voltage inter-chip cmos logic signaling for large numbers of high-speed output lines each associated with large capacitive loads
KR19990067849A (ko) 허용 전압 출력 버퍼
US6970024B1 (en) Over-voltage protection of integrated circuit I/O pins
JPH088719A (ja) 混合電圧出力バッファ回路
JP3478992B2 (ja) 耐高電圧および伸展性ドライバ回路
US5206545A (en) Method and apparatus for providing output contention relief for digital buffers
US7446576B2 (en) Output driver with slew rate control
JP3400294B2 (ja) プル・アップ回路及び半導体装置
US5450356A (en) Programmable pull-up buffer
US7154309B1 (en) Dual-mode output driver configured for outputting a signal according to either a selected high voltage/low speed mode or a low voltage/high speed mode
KR100210557B1 (ko) 모드 설정용 입력 회로
KR100971990B1 (ko) 논리회로 및 반도체장치
US20060119380A1 (en) Integrated circuit input/output signal termination with reduced power dissipation
US6191607B1 (en) Programmable bus hold circuit and method of using the same