JPH10149693A5 - - Google Patents
Info
- Publication number
- JPH10149693A5 JPH10149693A5 JP1997251096A JP25109697A JPH10149693A5 JP H10149693 A5 JPH10149693 A5 JP H10149693A5 JP 1997251096 A JP1997251096 A JP 1997251096A JP 25109697 A JP25109697 A JP 25109697A JP H10149693 A5 JPH10149693 A5 JP H10149693A5
- Authority
- JP
- Japan
- Prior art keywords
- transistor
- node
- gate
- circuit
- source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT96RM000626A IT1285894B1 (it) | 1996-09-13 | 1996-09-13 | Circuito di pilotaggio di riga per memorie flash eeprom a bassa tensione. |
| IT96A000626 | 1996-09-13 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH10149693A JPH10149693A (ja) | 1998-06-02 |
| JPH10149693A5 true JPH10149693A5 (cg-RX-API-DMAC7.html) | 2005-07-07 |
| JP4519953B2 JP4519953B2 (ja) | 2010-08-04 |
Family
ID=11404419
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP25109697A Expired - Lifetime JP4519953B2 (ja) | 1996-09-13 | 1997-09-16 | メモリ回路用の電圧トランスレータ |
Country Status (6)
| Country | Link |
|---|---|
| EP (1) | EP0829881B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JP4519953B2 (cg-RX-API-DMAC7.html) |
| KR (1) | KR100497688B1 (cg-RX-API-DMAC7.html) |
| DE (1) | DE69720126T2 (cg-RX-API-DMAC7.html) |
| IT (1) | IT1285894B1 (cg-RX-API-DMAC7.html) |
| SG (1) | SG67418A1 (cg-RX-API-DMAC7.html) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3466593B2 (ja) * | 2001-09-20 | 2003-11-10 | 沖電気工業株式会社 | 電圧トランスレータ回路 |
| JP3410084B2 (ja) | 2001-09-20 | 2003-05-26 | 沖電気工業株式会社 | 電圧トランスレータ |
| JP3532181B2 (ja) | 2001-11-21 | 2004-05-31 | 沖電気工業株式会社 | 電圧トランスレータ |
| WO2010076833A1 (en) * | 2008-12-31 | 2010-07-08 | Fabio Pellizzer | Word-line driver including pull-up resistor and pull-down transistor |
| GB2471572B (en) * | 2009-07-02 | 2015-04-22 | Advanced Risc Mach Ltd | Voltage level shifter |
| US8908439B2 (en) * | 2012-09-07 | 2014-12-09 | Taiwan Semiconductor Manufacturing Co., Ltd. | Adaptive word-line boost driver |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4823318A (en) * | 1988-09-02 | 1989-04-18 | Texas Instruments Incorporated | Driving circuitry for EEPROM memory cell |
| DE69126234T2 (de) * | 1990-04-23 | 1997-11-06 | Texas Instruments Inc | Wortleitungstreiberschaltung für nichtflüchtiges Speicherzellenarray |
| JPH06338193A (ja) * | 1993-05-28 | 1994-12-06 | Hitachi Ltd | 不揮発性半導体記憶装置 |
| JPH07235190A (ja) * | 1994-02-24 | 1995-09-05 | Sony Corp | 半導体不揮発性記憶装置 |
| KR0170293B1 (ko) * | 1995-12-29 | 1999-03-30 | 김광호 | 이.이.피.롬 장치 |
-
1996
- 1996-09-13 IT IT96RM000626A patent/IT1285894B1/it active IP Right Grant
-
1997
- 1997-09-10 EP EP97830445A patent/EP0829881B1/en not_active Expired - Lifetime
- 1997-09-10 DE DE69720126T patent/DE69720126T2/de not_active Expired - Lifetime
- 1997-09-11 SG SG1997003355A patent/SG67418A1/en unknown
- 1997-09-12 KR KR1019970047089A patent/KR100497688B1/ko not_active Expired - Lifetime
- 1997-09-16 JP JP25109697A patent/JP4519953B2/ja not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR960011206B1 (ko) | 반도체메모리장치의 워드라인구동회로 | |
| KR0155078B1 (ko) | 강전계용의 mos 회로를 갖춘 반도체 회로 | |
| KR970023375A (ko) | 데이터 유지회로 | |
| JPS6025837B2 (ja) | 半導体記憶装置 | |
| KR960042752A (ko) | 낮은 전원전압 동작에서도 빠르고 안정된 동작이 가능한 스태틱형 반도체기억장치 | |
| US6344764B2 (en) | Semiconductor integrated circuit device | |
| KR930024162A (ko) | 반도체 기억 장치 | |
| CN108231105A (zh) | 字线驱动器 | |
| GB2243233A (en) | DRAM word line driver | |
| KR100303364B1 (ko) | 서브 워드라인 구동 회로 | |
| KR970008622A (ko) | 반도체 집직접회로장치 | |
| KR890015265A (ko) | 불휘발성 메모리 회로장치 | |
| KR970076847A (ko) | 소거 동작시 간단한 구조의 플래시 메모리 셀에 소거 가능 전압을 공급할 수 있는 비휘발성 반도체 기억 장치 | |
| KR950025787A (ko) | 반도체 기억장치 | |
| US9530502B2 (en) | Configuration memory storing data by injecting carriers in gate insulating layer of MISFET | |
| KR920017123A (ko) | Eeprom | |
| JPH10149693A5 (cg-RX-API-DMAC7.html) | ||
| US4549102A (en) | Driver circuit having a bootstrap buffer circuit | |
| KR900000915A (ko) | 불휘발성 반도체 메모리 | |
| KR970016535A (ko) | 어드레스 디코더 | |
| US6487139B1 (en) | Memory row line driver circuit | |
| US6597201B1 (en) | Dynamic predecoder circuitry for memory circuits | |
| US6049503A (en) | Wordline driving circuit in semiconductor memory | |
| US4803659A (en) | EPROM latch circuit | |
| US6657912B1 (en) | Circuit for optimizing power consumption and performance |