JPH09198341A5 - - Google Patents

Info

Publication number
JPH09198341A5
JPH09198341A5 JP1997002099A JP209997A JPH09198341A5 JP H09198341 A5 JPH09198341 A5 JP H09198341A5 JP 1997002099 A JP1997002099 A JP 1997002099A JP 209997 A JP209997 A JP 209997A JP H09198341 A5 JPH09198341 A5 JP H09198341A5
Authority
JP
Japan
Prior art keywords
data
bus means
bus
functional modules
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1997002099A
Other languages
English (en)
Japanese (ja)
Other versions
JPH09198341A (ja
Filing date
Publication date
Priority claimed from US08/584,413 external-priority patent/US5793997A/en
Application filed filed Critical
Publication of JPH09198341A publication Critical patent/JPH09198341A/ja
Publication of JPH09198341A5 publication Critical patent/JPH09198341A5/ja
Pending legal-status Critical Current

Links

JP9002099A 1996-01-11 1997-01-09 データ処理システム Pending JPH09198341A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US584,413 1984-02-28
US08/584,413 US5793997A (en) 1996-01-11 1996-01-11 Interface architecture for connection to a peripheral component interconnect bus

Publications (2)

Publication Number Publication Date
JPH09198341A JPH09198341A (ja) 1997-07-31
JPH09198341A5 true JPH09198341A5 (enExample) 2004-10-14

Family

ID=24337226

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9002099A Pending JPH09198341A (ja) 1996-01-11 1997-01-09 データ処理システム

Country Status (4)

Country Link
US (1) US5793997A (enExample)
EP (1) EP0784278B1 (enExample)
JP (1) JPH09198341A (enExample)
DE (1) DE69619646T2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6023736A (en) * 1997-12-19 2000-02-08 International Business Machines Corporation System for dynamically configuring I/O device adapters where a function configuration register contains ready/not ready flags corresponding to each I/O device adapter
US6101557A (en) * 1998-05-29 2000-08-08 International Business Machines Corporation Method and system for remote function control and delegation within multifunction bus supported devices
US6820157B1 (en) 1998-06-30 2004-11-16 International Business Machines Corporation Apparatus, program product and method of replacing failed hardware device through concurrent maintenance operation
US6243774B1 (en) 1998-06-30 2001-06-05 International Business Machines Corporation Apparatus program product and method of managing computer resources supporting concurrent maintenance operations
US6529978B1 (en) 2000-02-23 2003-03-04 International Business Machines Corporation Computer input/output (I/O) interface with dynamic I/O adaptor processor bindings
US9836424B2 (en) 2001-08-24 2017-12-05 Intel Corporation General input/output architecture, protocol and related methods to implement flow control
KR100750036B1 (ko) 2001-08-24 2007-08-16 인텔 코오퍼레이션 플로우 제어를 구현하는 범용 입출력 아키텍쳐, 프로토콜및 관련 방법
US6809547B2 (en) * 2001-12-24 2004-10-26 Broadcom, Corp. Multi-function interface and applications thereof
US7107382B2 (en) * 2003-04-03 2006-09-12 Emulex Design & Manufacturing Corporation Virtual peripheral component interconnect multiple-function device
US20050262391A1 (en) * 2004-05-10 2005-11-24 Prashant Sethi I/O configuration messaging within a link-based computing system
US7568056B2 (en) * 2005-03-28 2009-07-28 Nvidia Corporation Host bus adapter that interfaces with host computer bus to multiple types of storage devices
CN112667541B (zh) * 2020-12-15 2023-06-02 厦门智多晶科技有限公司 一种ip动态配置电路和fpga

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4641261A (en) * 1984-05-21 1987-02-03 Rca Corporation Universal interface circuit for microprocessor peripherals
JPH02226454A (ja) * 1989-01-13 1990-09-10 Internatl Business Mach Corp <Ibm> コンピユータ・システムおよびそのデータ転送方法
US5396602A (en) * 1993-05-28 1995-03-07 International Business Machines Corp. Arbitration logic for multiple bus computer system
US5550989A (en) * 1993-05-28 1996-08-27 International Business Machines Corporation Bridge circuit that can eliminate invalid data during information transfer between buses of different bitwidths
GB2286910B (en) * 1994-02-24 1998-11-25 Intel Corp Apparatus and method for prefetching data to load buffers in a bridge between two buses in a computer
US5664124A (en) * 1994-11-30 1997-09-02 International Business Machines Corporation Bridge between two buses of a computer system that latches signals from the bus for use on the bridge and responds according to the bus protocols

Similar Documents

Publication Publication Date Title
CA2245106A1 (en) Method and system for input/output control in a multiprocessor system utilizing simultaneous variable-width bus access
KR910017296A (ko) 멀티-마스터 버스 파이프라이닝 실행방법 및 장치
JPH09198341A5 (enExample)
US20020178316A1 (en) System and method for defining private functions of a multi-function peripheral device
US6269430B1 (en) Method for controlling a process of writing data sent by a central processing unit to a memory by using a central processing unit interface
US5732226A (en) Apparatus for granting either a CPU data bus or a memory data bus or a memory data bus access to a PCI bus
JPH02133856A (ja) データ転送装置
KR920009444B1 (ko) 2개의 버스 구조를 갖는 메모리 서브시스템
JPS62241045A (ja) 記憶装置
JPS6121542A (ja) デ−タ転送装置
JPS6381557A (ja) デユアルポ−トメモリ
JPH0561839A (ja) データ転送装置
JP2574821B2 (ja) ダイレクトメモリアクセス・コントローラ
JP2754692B2 (ja) データ処理装置
JP3221007B2 (ja) ファクシミリ装置
JPS60151894A (ja) ダイナミツクｒａｍのリフレツシユ回路
JPH06161947A (ja) コンピュータシステム
JPS62127962A (ja) マイクロコンピユ−タ
JP2900892B2 (ja) 情報処理装置
JPH0535693A (ja) データ転送装置
JPH11345197A (ja) 情報処理装置
JPH0353361A (ja) Ｉｏ制御方式
JPS59175091A (ja) リフレツシユ制御方式
JPS62143158A (ja) Ｄｍａコントロ−ラによるデ−タ転送制御方法
JPS59189433A (ja) ダイレクトメモリアクセスによるデ−タ消去方式