JPH0741228Y2 - デジタル信号多重化装置 - Google Patents

デジタル信号多重化装置

Info

Publication number
JPH0741228Y2
JPH0741228Y2 JP11712988U JP11712988U JPH0741228Y2 JP H0741228 Y2 JPH0741228 Y2 JP H0741228Y2 JP 11712988 U JP11712988 U JP 11712988U JP 11712988 U JP11712988 U JP 11712988U JP H0741228 Y2 JPH0741228 Y2 JP H0741228Y2
Authority
JP
Japan
Prior art keywords
clock signal
signal
circuit
multiplexed
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP11712988U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0238838U (enrdf_load_stackoverflow
Inventor
利郎 高橋
和孝 大沢
博史 酒井
昌良 川口
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advantest Corp
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advantest Corp filed Critical Advantest Corp
Priority to JP11712988U priority Critical patent/JPH0741228Y2/ja
Publication of JPH0238838U publication Critical patent/JPH0238838U/ja
Application granted granted Critical
Publication of JPH0741228Y2 publication Critical patent/JPH0741228Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Time-Division Multiplex Systems (AREA)
JP11712988U 1988-09-05 1988-09-05 デジタル信号多重化装置 Expired - Lifetime JPH0741228Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11712988U JPH0741228Y2 (ja) 1988-09-05 1988-09-05 デジタル信号多重化装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11712988U JPH0741228Y2 (ja) 1988-09-05 1988-09-05 デジタル信号多重化装置

Publications (2)

Publication Number Publication Date
JPH0238838U JPH0238838U (enrdf_load_stackoverflow) 1990-03-15
JPH0741228Y2 true JPH0741228Y2 (ja) 1995-09-20

Family

ID=31360298

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11712988U Expired - Lifetime JPH0741228Y2 (ja) 1988-09-05 1988-09-05 デジタル信号多重化装置

Country Status (1)

Country Link
JP (1) JPH0741228Y2 (enrdf_load_stackoverflow)

Also Published As

Publication number Publication date
JPH0238838U (enrdf_load_stackoverflow) 1990-03-15

Similar Documents

Publication Publication Date Title
JP3635001B2 (ja) 同期クロックを発生させるための回路
KR970031357A (ko) 소수배 시스템에 있어서 클록 동기 체계(clock synchronization scheme for fractional multiplication systems)
US5886536A (en) Semiconductor tester synchronized with external clock
JPH0741228Y2 (ja) デジタル信号多重化装置
JP2000224026A (ja) 分周回路
US6359948B1 (en) Phase-locked loop circuit with reduced jitter
JP2001244923A (ja) クロック生成回路
KR0184198B1 (ko) 클럭 발생장치
JP2979811B2 (ja) クロック出力回路
US20030123489A1 (en) Circuit for generating time division multiplex signal
JP3269079B2 (ja) クロック分配回路
JPH07170584A (ja) クロック切替回路
JPH1056362A (ja) ディジタル信号処理集積回路
JP3219160B2 (ja) テレビジョン信号処理装置
JP2536959Y2 (ja) 基準クロック信号生成装置
JPH0738398A (ja) クロック切替回路
JPH0670344U (ja) 高速データ多重化回路
JPH0983350A (ja) クロック発生装置
JP2970296B2 (ja) データ多重化回路
KR0121155Y1 (ko) 망 동기장치의 신호 불연속 방지회로
JPH04225408A (ja) 情報処理装置
JPH0490177A (ja) デジタルテープレコーダーの同期システム
JPH05292054A (ja) 多重装置
JPS61247125A (ja) 位相同期回路
JPH08321772A (ja) Ｐｌｌ回路