JPH0719851B2 - 半導体メモリ装置における電源線及び接地線の配線方法 - Google Patents
半導体メモリ装置における電源線及び接地線の配線方法Info
- Publication number
- JPH0719851B2 JPH0719851B2 JP4161159A JP16115992A JPH0719851B2 JP H0719851 B2 JPH0719851 B2 JP H0719851B2 JP 4161159 A JP4161159 A JP 4161159A JP 16115992 A JP16115992 A JP 16115992A JP H0719851 B2 JPH0719851 B2 JP H0719851B2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- line
- supply line
- ground
- ground line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/528—Layout of the interconnection structure
- H01L23/5286—Arrangements of power or ground buses
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/211—Design considerations for internal polarisation
- H10D89/213—Design considerations for internal polarisation in field-effect devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/3011—Impedance
Landscapes
- Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Geometry (AREA)
- Semiconductor Integrated Circuits (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019910010194A KR930001392A (ko) | 1991-06-19 | 1991-06-19 | 반도체 메모리 장치의 전원 접지선 배선방법 |
KR10194/1991 | 1991-06-19 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH06112435A JPH06112435A (ja) | 1994-04-22 |
JPH0719851B2 true JPH0719851B2 (ja) | 1995-03-06 |
Family
ID=19316015
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4161159A Expired - Lifetime JPH0719851B2 (ja) | 1991-06-19 | 1992-06-19 | 半導体メモリ装置における電源線及び接地線の配線方法 |
Country Status (7)
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100249166B1 (ko) * | 1997-03-07 | 2000-03-15 | 김영환 | 이에스디(esd) 보호회로 및 그 제조방법 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5780828A (en) * | 1980-11-07 | 1982-05-20 | Hitachi Ltd | Semiconductor integrated circuit device |
JPS5922357A (ja) * | 1982-07-28 | 1984-02-04 | Toshiba Corp | Cmos形半導体集積回路 |
JPH0693497B2 (ja) * | 1986-07-30 | 1994-11-16 | 日本電気株式会社 | 相補型mis集積回路 |
GB2199695B (en) * | 1987-01-06 | 1990-07-25 | Samsung Semiconductor Inc | Dynamic random access memory with selective well biasing |
EP0283046B1 (en) * | 1987-03-18 | 1996-06-12 | Nec Corporation | Complementary integrated circuit device equipped with latch-up preventing means |
-
1991
- 1991-06-19 KR KR1019910010194A patent/KR930001392A/ko not_active Abandoned
-
1992
- 1992-06-02 TW TW081104313A patent/TW245835B/zh active
- 1992-06-12 IT ITMI921460A patent/IT1258990B/it active IP Right Grant
- 1992-06-17 FR FR9207335A patent/FR2678109B1/fr not_active Expired - Fee Related
- 1992-06-17 GB GB9212830A patent/GB2256968A/en not_active Withdrawn
- 1992-06-17 DE DE4219927A patent/DE4219927A1/de not_active Ceased
- 1992-06-19 JP JP4161159A patent/JPH0719851B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
ITMI921460A0 (it) | 1992-06-12 |
JPH06112435A (ja) | 1994-04-22 |
DE4219927A1 (de) | 1992-12-24 |
IT1258990B (it) | 1996-03-11 |
GB2256968A (en) | 1992-12-23 |
TW245835B (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) | 1995-04-21 |
GB9212830D0 (en) | 1992-07-29 |
FR2678109B1 (fr) | 1994-01-21 |
KR930001392A (ko) | 1993-01-16 |
FR2678109A1 (fr) | 1992-12-24 |
ITMI921460A1 (it) | 1993-12-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR0128508B1 (ko) | 출력 버퍼의 정전 방전 보호 회로를 구비한 집적 회로 | |
JPH07321628A (ja) | ヒステリシストリガ回路を用いる静電放電保護 | |
JPH06163824A (ja) | 半導体集積回路 | |
JPH0693497B2 (ja) | 相補型mis集積回路 | |
US4851721A (en) | Semiconductor integrated circuit | |
JP2972494B2 (ja) | 半導体装置 | |
US6552594B2 (en) | Output buffer with improved ESD protection | |
US5751051A (en) | Semiconductor device equipped with electrostatic breakdown protection circuit | |
US6590263B2 (en) | ESD protection configuration for signal inputs and outputs in semiconductor devices with substrate isolation | |
US5898225A (en) | Lead frame bonding power distribution systems | |
EP0283046A2 (en) | Complementary integrated circuit device equipped with latch-up preventing means | |
WO1999065079A1 (en) | A method of programmability and an architecture for cold sparing of cmos arrays | |
US5121036A (en) | Semiconductor integrated circuit with pads and power supply lines | |
JP3111938B2 (ja) | 半導体装置 | |
JP3351440B2 (ja) | 半導体集積回路 | |
JPH0719851B2 (ja) | 半導体メモリ装置における電源線及び接地線の配線方法 | |
US6060946A (en) | Semiconductor device having improved immunity to power supply voltage fluctuations | |
US6680838B2 (en) | Electrostatic discharge protection circuit | |
KR960014444B1 (ko) | 반도체 장치의 입력패드 및 이의 형성방법 | |
US6271705B1 (en) | Data output circuits having enhanced ESD resistance and related methods | |
KR0172438B1 (ko) | 반도체 메모리 장치의 입력 패드의 회로 | |
KR970003182Y1 (ko) | 반도체 장치의 입력패드 | |
KR960000517B1 (ko) | 출력버퍼의 정전기 보호회로 | |
KR0135683B1 (ko) | 반도체소자의 티.티.엘 전력선 노이즈 방지회로 | |
JP3484736B2 (ja) | 半導体装置 |