JPH07120225B2 - 半導体回路装置 - Google Patents
半導体回路装置Info
- Publication number
- JPH07120225B2 JPH07120225B2 JP63093837A JP9383788A JPH07120225B2 JP H07120225 B2 JPH07120225 B2 JP H07120225B2 JP 63093837 A JP63093837 A JP 63093837A JP 9383788 A JP9383788 A JP 9383788A JP H07120225 B2 JPH07120225 B2 JP H07120225B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- clock signal
- output
- internal clock
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/10—Distribution of clock signals, e.g. skew
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/06—Clock generators producing several clock signals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63093837A JPH07120225B2 (ja) | 1988-04-15 | 1988-04-15 | 半導体回路装置 |
US07/335,260 US4929854A (en) | 1988-04-15 | 1989-04-10 | Clock circuit having a clocked output buffer |
EP89303638A EP0337773B1 (fr) | 1988-04-15 | 1989-04-12 | Circuit intégré à semi-conducteurs |
DE68921088T DE68921088T2 (de) | 1988-04-15 | 1989-04-12 | Integrierte Halbleiterschaltung. |
KR1019890004942A KR920010348B1 (ko) | 1988-04-15 | 1989-04-14 | 반도체 집적회로 장치 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP63093837A JPH07120225B2 (ja) | 1988-04-15 | 1988-04-15 | 半導体回路装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH01265315A JPH01265315A (ja) | 1989-10-23 |
JPH07120225B2 true JPH07120225B2 (ja) | 1995-12-20 |
Family
ID=14093504
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP63093837A Expired - Lifetime JPH07120225B2 (ja) | 1988-04-15 | 1988-04-15 | 半導体回路装置 |
Country Status (5)
Country | Link |
---|---|
US (1) | US4929854A (fr) |
EP (1) | EP0337773B1 (fr) |
JP (1) | JPH07120225B2 (fr) |
KR (1) | KR920010348B1 (fr) |
DE (1) | DE68921088T2 (fr) |
Families Citing this family (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0417130A4 (en) * | 1988-05-06 | 1992-02-26 | Magellan Corporation (Australia) Pty. Ltd. | Low-power clocking circuits |
JP2684806B2 (ja) * | 1989-02-03 | 1997-12-03 | 日本電気株式会社 | 集積回路 |
JP2622612B2 (ja) * | 1989-11-14 | 1997-06-18 | 三菱電機株式会社 | 集積回路 |
US5341031A (en) * | 1990-08-27 | 1994-08-23 | Mitsubishi Denki Kabushiki Kaisha | Stable high speed clock generator |
US5305451A (en) * | 1990-09-05 | 1994-04-19 | International Business Machines Corporation | Single phase clock distribution circuit for providing clock signals to multiple chip integrated circuit systems |
US5126594A (en) * | 1991-07-17 | 1992-06-30 | Motorola, Inc. | Voltage spike detection circuit for use in detecting clock edge transitions within a serial communication system |
US5272729A (en) * | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
TW242204B (fr) * | 1991-12-09 | 1995-03-01 | Philips Nv | |
US5444405A (en) * | 1992-03-02 | 1995-08-22 | Seiko Epson Corporation | Clock generator with programmable non-overlapping clock edge capability |
US5444407A (en) * | 1992-12-28 | 1995-08-22 | Advanced Micro Devices, Inc. | Microprocessor with distributed clock generators |
ES2113498T3 (es) * | 1992-12-28 | 1998-05-01 | Advanced Micro Devices Inc | Circuito de microprocesador con dos señales de temporizacion. |
US5453707A (en) * | 1993-01-13 | 1995-09-26 | Nec Corporation | Polyphase clock generation circuit |
US5444406A (en) * | 1993-02-08 | 1995-08-22 | Advanced Micro Devices, Inc. | Self-adjusting variable drive strength buffer circuit and method for controlling the drive strength of a buffer circuit |
DE4321315C1 (de) * | 1993-06-26 | 1995-01-05 | Itt Ind Gmbh Deutsche | Takterzeugungsschaltung für taktgesteuerte Logikschaltungen |
JP2606100B2 (ja) * | 1993-11-01 | 1997-04-30 | 日本電気株式会社 | 半導体集積回路 |
US5638542A (en) * | 1993-12-29 | 1997-06-10 | Intel Corporation | Low power non-overlap two phase complementary clock unit using synchronous delay line |
US5550503A (en) * | 1995-04-28 | 1996-08-27 | Motorola, Inc. | Circuits and method for reducing voltage error when charging and discharging a capacitor through a transmission gate |
US5742832A (en) * | 1996-02-09 | 1998-04-21 | Advanced Micro Devices | Computer system with programmable driver output's strengths responsive to control signal matching preassigned address range |
US6130566A (en) * | 1996-10-30 | 2000-10-10 | Yokomizo; Akira | Digital wave shaping circuit, frequency multiplying circuit, and external synchronizing method, and external synchronizing circuit |
JP3094984B2 (ja) | 1998-03-13 | 2000-10-03 | 日本電気株式会社 | パルス発生回路 |
US6462593B2 (en) | 1999-07-22 | 2002-10-08 | Sun Microsystems, Inc. | Compensation circuit for low phase offset for phase-locked loops |
US6584575B1 (en) | 1999-08-31 | 2003-06-24 | Advanced Micro Devices, Inc. | System and method for initializing source-synchronous data transfers using ratio bits |
US6393502B1 (en) | 1999-08-31 | 2002-05-21 | Advanced Micro Devices, Inc. | System and method for initiating a serial data transfer between two clock domains |
US6614862B1 (en) * | 1999-12-30 | 2003-09-02 | Sun Microsystems, Inc. | Encoded clocks to distribute multiple clock signals to multiple devices in a computer system |
JP2010038780A (ja) * | 2008-08-06 | 2010-02-18 | Sanyo Electric Co Ltd | 周波数検出回路 |
KR101974875B1 (ko) * | 2017-05-23 | 2019-05-03 | (주) 루리텍 | 가변형 거리 측정 카메라의 거리 측정 오차 보정 장치 |
US11239056B2 (en) | 2019-07-29 | 2022-02-01 | Advanced Energy Industries, Inc. | Multiplexed power generator output with channel offsets for pulsed driving of multiple loads |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4035663A (en) * | 1976-09-01 | 1977-07-12 | Rockwell International Corporation | Two phase clock synchronizing method and apparatus |
JPS56118125A (en) * | 1980-02-25 | 1981-09-17 | Hitachi Ltd | Clock and pulse distributor |
JPS5942690A (ja) * | 1982-09-03 | 1984-03-09 | Toshiba Corp | 半導体記憶装置 |
US4627032A (en) * | 1983-11-25 | 1986-12-02 | At&T Bell Laboratories | Glitch lockout circuit for memory array |
JPS60143017A (ja) * | 1983-12-29 | 1985-07-29 | Advantest Corp | クロツク同期式論理装置 |
US4797573A (en) * | 1984-11-21 | 1989-01-10 | Nec Corporation | Output circuit with improved timing control circuit |
EP0262412A1 (fr) * | 1986-09-01 | 1988-04-06 | Siemens Aktiengesellschaft | Générateur d'horloge adapté à la charge, réalisé en circuits CMOS |
JPS63110811A (ja) * | 1986-10-28 | 1988-05-16 | Mitsubishi Electric Corp | クロツクジエネレ−タ |
US4751407A (en) * | 1986-12-19 | 1988-06-14 | Hughes Aircraft Company | Self-timing circuit |
JPH0691431B2 (ja) * | 1987-03-02 | 1994-11-14 | 沖電気工業株式会社 | フリツプフロツプ回路用クロツク制御回路 |
US4816700A (en) * | 1987-12-16 | 1989-03-28 | Intel Corporation | Two-phase non-overlapping clock generator |
-
1988
- 1988-04-15 JP JP63093837A patent/JPH07120225B2/ja not_active Expired - Lifetime
-
1989
- 1989-04-10 US US07/335,260 patent/US4929854A/en not_active Expired - Lifetime
- 1989-04-12 EP EP89303638A patent/EP0337773B1/fr not_active Expired - Lifetime
- 1989-04-12 DE DE68921088T patent/DE68921088T2/de not_active Expired - Fee Related
- 1989-04-14 KR KR1019890004942A patent/KR920010348B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0337773B1 (fr) | 1995-02-15 |
KR900017269A (ko) | 1990-11-15 |
JPH01265315A (ja) | 1989-10-23 |
EP0337773A3 (fr) | 1992-11-04 |
KR920010348B1 (ko) | 1992-11-27 |
DE68921088T2 (de) | 1995-06-08 |
DE68921088D1 (de) | 1995-03-23 |
EP0337773A2 (fr) | 1989-10-18 |
US4929854A (en) | 1990-05-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH07120225B2 (ja) | 半導体回路装置 | |
KR890013579A (ko) | 동작모우드설정회로 | |
US6759886B2 (en) | Clock generating circuit generating a plurality of clock signals | |
JPS61196498A (ja) | 半導体記憶装置 | |
JP2583521B2 (ja) | 半導体集積回路 | |
JPH10190416A (ja) | フリップフロップ回路 | |
JP2611034B2 (ja) | 遅延回路 | |
JP2518810B2 (ja) | 半導体集積回路装置 | |
JPH09180452A (ja) | メモリのアドレス遷移検出回路 | |
JPH10242820A (ja) | 集積回路用の非重複クロック信号発生回路および方法 | |
JPH06204756A (ja) | バツフア回路 | |
JPS61262827A (ja) | 半導体集積回路装置 | |
JP3080038B2 (ja) | 半導体集積回路 | |
JPH08163106A (ja) | データ転送装置 | |
JP2927487B2 (ja) | 基板バイアス発生回路 | |
KR100621227B1 (ko) | 파워 온 리셋 회로 | |
JP2580989B2 (ja) | 多相クロック発生回路 | |
JP3859660B2 (ja) | クロック信号波形補正方法及びその装置 | |
JP2849222B2 (ja) | 半導体記憶装置 | |
JPS63253715A (ja) | クロツク発生回路 | |
JPH0222913A (ja) | 半導体装置 | |
JPH0244809A (ja) | ラッチ回路 | |
JPH0831277B2 (ja) | 論理回路 | |
JPH10200384A (ja) | 遅延回路 | |
JPH05114838A (ja) | ノイズ除去回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20071220 Year of fee payment: 12 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081220 Year of fee payment: 13 |
|
EXPY | Cancellation because of completion of term | ||
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20081220 Year of fee payment: 13 |