JPH0625007Y2 - 多電源素子用パツケージ - Google Patents
多電源素子用パツケージInfo
- Publication number
- JPH0625007Y2 JPH0625007Y2 JP1988119030U JP11903088U JPH0625007Y2 JP H0625007 Y2 JPH0625007 Y2 JP H0625007Y2 JP 1988119030 U JP1988119030 U JP 1988119030U JP 11903088 U JP11903088 U JP 11903088U JP H0625007 Y2 JPH0625007 Y2 JP H0625007Y2
- Authority
- JP
- Japan
- Prior art keywords
- power supply
- package
- substrate
- lead frame
- sealing glass
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/49105—Connecting at different heights
- H01L2224/49109—Connecting at different heights outside the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988119030U JPH0625007Y2 (ja) | 1988-09-09 | 1988-09-09 | 多電源素子用パツケージ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1988119030U JPH0625007Y2 (ja) | 1988-09-09 | 1988-09-09 | 多電源素子用パツケージ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPH0241431U JPH0241431U (enExample) | 1990-03-22 |
| JPH0625007Y2 true JPH0625007Y2 (ja) | 1994-06-29 |
Family
ID=31363905
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1988119030U Expired - Lifetime JPH0625007Y2 (ja) | 1988-09-09 | 1988-09-09 | 多電源素子用パツケージ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0625007Y2 (enExample) |
-
1988
- 1988-09-09 JP JP1988119030U patent/JPH0625007Y2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0241431U (enExample) | 1990-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6313520B1 (en) | Resin-sealed power semiconductor device including substrate with all electronic components for control circuit mounted thereon | |
| JP2708320B2 (ja) | マルチチップ型半導体装置及びその製造方法 | |
| JPH09307051A (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JPH07231069A (ja) | 半導体装置及びその製造方法及びこれに使用されるリードフレーム | |
| JPH0625007Y2 (ja) | 多電源素子用パツケージ | |
| JPH069508Y2 (ja) | 多電源素子用パツケージ | |
| JPH0831490B2 (ja) | ガラス封止型セラミックパッケージ | |
| JPH0638426Y2 (ja) | 多電源素子用パッケージ | |
| JPH0622985Y2 (ja) | 多電源素子用パッケージ | |
| JPS6130742B2 (enExample) | ||
| JPH0622984Y2 (ja) | 多電源素子用パッケージ | |
| JP2736161B2 (ja) | 半導体装置 | |
| JP3521931B2 (ja) | 半導体装置及びその製造方法 | |
| CN1331217C (zh) | 晶片封装结构及其基板 | |
| JP2761995B2 (ja) | 高放熱性集積回路パッケージ | |
| JPH01282846A (ja) | 混成集積回路 | |
| JP3541751B2 (ja) | リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法 | |
| JPH08306849A (ja) | 放熱部材及び該放熱部材を備えた半導体装置 | |
| JPH03276788A (ja) | 集積回路搭載用セラミックス基板 | |
| JP2000216306A (ja) | 半導体装置 | |
| JP2001127234A (ja) | リードフレームとそれを用いた樹脂封止型半導体装置およびその製造方法 | |
| JPS6384124A (ja) | 半導体装置 | |
| JPH07221211A (ja) | 半導体装置 | |
| JPS62205650A (ja) | 半導体装置用基板 | |
| JPS6125248Y2 (enExample) |