JPS6125248Y2 - - Google Patents
Info
- Publication number
- JPS6125248Y2 JPS6125248Y2 JP1980119231U JP11923180U JPS6125248Y2 JP S6125248 Y2 JPS6125248 Y2 JP S6125248Y2 JP 1980119231 U JP1980119231 U JP 1980119231U JP 11923180 U JP11923180 U JP 11923180U JP S6125248 Y2 JPS6125248 Y2 JP S6125248Y2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- foil
- mount plate
- semiconductor device
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/531—Shapes of wire connectors
- H10W72/5363—Shapes of wire connectors the connected ends being wedge-shaped
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/541—Dispositions of bond wires
- H10W72/5445—Dispositions of bond wires being orthogonal to a side surface of the chip, e.g. parallel arrangements
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
- H10W72/552—Materials of bond wires comprising metals or metalloids, e.g. silver
- H10W72/5524—Materials of bond wires comprising metals or metalloids, e.g. silver comprising aluminium [Al]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/851—Dispositions of multiple connectors or interconnections
- H10W72/874—On different surfaces
- H10W72/884—Die-attach connectors and bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W74/00—Encapsulations, e.g. protective coatings
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/731—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors
- H10W90/734—Package configurations characterised by the relative positions of pads or connectors relative to package parts of die-attach connectors between a chip and a stacked insulating package substrate, interposer or RDL
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL
Landscapes
- Wire Bonding (AREA)
- Die Bonding (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1980119231U JPS6125248Y2 (enExample) | 1980-08-21 | 1980-08-21 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1980119231U JPS6125248Y2 (enExample) | 1980-08-21 | 1980-08-21 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS5741656U JPS5741656U (enExample) | 1982-03-06 |
| JPS6125248Y2 true JPS6125248Y2 (enExample) | 1986-07-29 |
Family
ID=29479880
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1980119231U Expired JPS6125248Y2 (enExample) | 1980-08-21 | 1980-08-21 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6125248Y2 (enExample) |
-
1980
- 1980-08-21 JP JP1980119231U patent/JPS6125248Y2/ja not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| JPS5741656U (enExample) | 1982-03-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3230348B2 (ja) | 樹脂封止型半導体装置及びその製造方法 | |
| JP4037589B2 (ja) | 樹脂封止形電力用半導体装置 | |
| JPH01166543A (ja) | Vlsiのパッケージ | |
| JP2560974B2 (ja) | 半導体装置 | |
| JPS63246851A (ja) | 半導体装置の保持器および集積回路をプラスチック・パッケージの内部に収納する方法 | |
| JPS6125248Y2 (enExample) | ||
| JPH08186284A (ja) | 表面実装型フォトカプラ及びその製造方法 | |
| JPS6125247Y2 (enExample) | ||
| JPS6227544B2 (enExample) | ||
| JPH0451064B2 (enExample) | ||
| JP2668995B2 (ja) | 半導体装置 | |
| JPS6120760Y2 (enExample) | ||
| JPS6120757Y2 (enExample) | ||
| JPS6250063B2 (enExample) | ||
| JPS6112678Y2 (enExample) | ||
| JPS6240443Y2 (enExample) | ||
| JP3295987B2 (ja) | 半導体装置の製造方法 | |
| JP2788011B2 (ja) | 半導体集積回路装置 | |
| JP2001250887A (ja) | 回路装置の製造方法 | |
| JPS6350853Y2 (enExample) | ||
| JPH0357619B2 (enExample) | ||
| JPH065717B2 (ja) | 固 体 撮 像 装 置 | |
| JPS63141355A (ja) | 高出力混成集積回路組立方法 | |
| JPH0451488Y2 (enExample) | ||
| JPS5823469A (ja) | 複合パワ−トランジスタ |