JPH06216184A - 配線基板上の配線の表面処理方法 - Google Patents

配線基板上の配線の表面処理方法

Info

Publication number
JPH06216184A
JPH06216184A JP4221824A JP22182492A JPH06216184A JP H06216184 A JPH06216184 A JP H06216184A JP 4221824 A JP4221824 A JP 4221824A JP 22182492 A JP22182492 A JP 22182492A JP H06216184 A JPH06216184 A JP H06216184A
Authority
JP
Japan
Prior art keywords
layer
wiring
solder
alloy layer
alloy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4221824A
Other languages
English (en)
Inventor
Yukiyasu Miyazaki
幸保 宮崎
Nobuyoshi Sugitani
伸芳 杉谷
Yoshiaki Shimojo
義秋 下城
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toyota Industries Corp
Kyocera Corp
NGK Insulators Ltd
Toyota Motor Corp
Original Assignee
Kyocera Corp
NGK Insulators Ltd
Toyota Motor Corp
Toyoda Automatic Loom Works Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp, NGK Insulators Ltd, Toyota Motor Corp, Toyoda Automatic Loom Works Ltd filed Critical Kyocera Corp
Priority to JP4221824A priority Critical patent/JPH06216184A/ja
Priority to KR1019930015341A priority patent/KR0127277B1/ko
Priority to EP93113276A priority patent/EP0588093A1/en
Priority to TW082106729A priority patent/TW239219B/zh
Publication of JPH06216184A publication Critical patent/JPH06216184A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49866Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers characterised by the materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/244Finish plating of conductors, especially of copper conductors, e.g. for pads or lands
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00Apparatus or processes for manufacturing printed circuits
    • H05K3/22Secondary treatment of printed circuits
    • H05K3/24Reinforcing the conductive pattern
    • H05K3/245Reinforcing conductive patterns made by printing techniques or by other techniques for applying conductive pastes, inks or powders; Reinforcing other conductive patterns by such techniques
    • H05K3/246Reinforcing conductive paste, ink or powder patterns by other methods, e.g. by plating
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0104Zirconium [Zr]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/02Details
    • H05K1/09Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092Dispersed materials, e.g. conductive pastes or inks

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Dispersion Chemistry (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Wire Bonding (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)

Abstract

(57)【要約】 【目的】Alボンディングワイヤとの接合性が良いこと
に加え、溶融ハンダぬれ性およびハンダ付性が良く、そ
のハンダ付性がヒートサイクルの繰り返しによっても低
下しない、配線基板上の配線の表面処理方法を提供す
る。 【構成】セラミック積層基板1上には、Wによる配線層
2が形成されている。配線層2上には、Bを含有するN
i合金によるNi−B合金層10が形成されている。N
i−B合金層10上には、Agペーストやハンダ等によ
るロウ材またはエポキシ樹脂等の接着剤による接合層5
を介して半導体素子(ベアチップ)6がペレットボンデ
ィングされている。また、Ni−B合金層10上には、
ハンダ7によってチップ部品8が接合されている。そし
て、チップ部品8が接合されているNi−B合金層10
と半導体素子6とを、Alボンディングワイヤ9によっ
てワイヤボンディングすることにより、チップ部品8と
半導体素子6とを電気的に接続している。

Description

【発明の詳細な説明】
【0001】
【産業上の利用分野】本発明は配線基板上の配線の表面
処理方法に係り、詳しくは、半導体素子(ベアチップ)
および各種表面実装部品(チップ部品)を実装する配線
基板上の配線の表面処理方法に関するものである。
【0002】
【従来の技術】図2は、従来の配線基板上の配線の表面
処理方法を模式的に示す要部断面図である。
【0003】セラミック積層基板1上には、Wによる配
線層2が形成されている。尚、セラミック積層基板1の
材質としては、アルミナ,PZT(鉛,ジルコニアおよ
びチタンを主成分としたもの),ムライト,窒化アルミ
ニウム等が用いられる。また、配線層2は、スクリーン
印刷(Wを含むペーストをセラミック積層基板1上に塗
布することにより配線パターンを描く)を施した後に焼
成して形成される。
【0004】その配線層2上には、電気メッキ法または
無電解メッキ法あるいはスパッタ法や蒸着法等によって
下地層としてのNi層3が形成されている。そのNi層
3上には、電気メッキ法または無電解メッキ法あるいは
スパッタ法や蒸着法等によってAu層4が形成されてい
る。
【0005】Au層4上には、Agペーストやハンダ等
によるロウ材またはエポキシ樹脂等の接着剤による接合
層5を介して半導体素子(ベアチップ)6がペレットボ
ンディングされている。また、Au層4上には、ハンダ
7によってチップ部品8が接合されている。そして、チ
ップ部品8が接合されているAu層4と半導体素子6と
を、Alボンディングワイヤ9によってワイヤボンディ
ングすることにより、チップ部品8と半導体素子6とを
電気的に接続している。
【0006】ここで、配線層2上にNi層3を設ける理
由は、配線層2のWに直接ピン等をロウ付けできないた
めである。また、Ni層3上にさらにAu層4を設ける
理由は、Ni層3単体であると、その表面に強固な酸化
膜が形成されるためである。すなわち、Ni層3に直
接、ハンダ7によってチップ部品8を接合する場合、N
i層3表面の酸化膜によって溶融ハンダぬれ性およびハ
ンダ付性が低下してしまうため、作業効率が低下すると
共に、Ni層3とハンダ7とが十分な接合強度を得るこ
とができない。また、Ni層3に直接、Alボンディン
グワイヤ9によってワイヤボンディングする場合、Ni
層3表面の酸化膜によってAlボンディングワイヤ9と
Ni層3とを接合させることができない。そこで、Al
ボンディングワイヤ9との接合性および溶融ハンダぬれ
性が共に良い上に酸化しないAu層4を、Ni層3上に
形成しているわけである。
【0007】
【発明が解決しようとする課題】しかしながら、Au層
4は溶融ハンダぬれ性は良いものの、ハンダ付性が悪い
という問題がある。
【0008】すなわち、Auは溶融ハンダに溶解し易い
ため、Au層4上にハンダ7を付ける際に、Au層4表
面とハンダ7との界面において深い範囲で、ハンダ中の
SnおよびPbとAuとが複雑な金属間化合物を形成し
てしまう。
【0009】そのような金属間化合物層は、機械的強度
が低くて脆い上に、種々の温度条件に対する耐久性、中
でも低温と高温とを交互に繰り返す、いわゆるヒートサ
イクルに対する耐久性が低いという性質がある。
【0010】そのため、ヒートサイクル試験にかける
と、発生応力によって前記金属間化合物層にクラックが
発生し、配線抵抗が増加したり、最悪の場合はAu層4
とハンダ7とが剥離してチップ部品8が脱落することが
あった。
【0011】本発明は上記問題点を解決するためになさ
れたものであって、その目的は、Alボンディングワイ
ヤとの接合性が良いことに加え、溶融ハンダぬれ性およ
びハンダ付性が良く、そのハンダ付性がヒートサイクル
の繰り返しによっても低下しない、配線基板上の配線の
表面処理方法を提供することにある。
【0012】
【課題を解決するための手段】本発明は上記問題点を解
決するため、配線基板の上に、WまたはCuおよびその
合金からなる配線を形成し、その配線の表面にBを含有
するNi合金層を被膜として形成し、そのNi合金層に
対してハンダ付け及びAlボンディングワイヤをワイヤ
ボンディングすることをその要旨とする。
【0013】
【作用】Bを含有するNi合金層は、Alボンディング
ワイヤとの接合性が良いことに加え、溶融ハンダぬれ性
およびハンダ付性が良く、ハンダとの間に金属間化合物
をほとんど形成しないという性質がある。そのため、ヒ
ートサイクルの繰り返しによっても、Bを含有するNi
合金層とハンダとの接合強度はほとんど低下しない。
【0014】
【実施例】以下、本発明を具体化した一実施例を図1に
従って説明する。図1は、本実施例の配線基板上の配線
の表面処理方法を模式的に示す要部断面図である。
【0015】尚、本実施例において、図2に示した従来
例と同じ構成については符号を等しくして、その詳細な
説明を省略する。セラミック積層基板1上には、従来例
と同様にWによる配線層2が形成されている。その配線
層2上には、Bを含有するNi合金によるNi−B合金
層10が形成されている。そして、Ni−B合金層10
上には、従来例と同様に接合層5を介して半導体素子
(ベアチップ)6がペレットボンディングされている。
また、Ni−B合金層10上には、従来例と同様にハン
ダ7によってチップ部品8が接合されている。そして、
チップ部品8が接合されているNi−B合金層10と半
導体素子6とを、Alボンディングワイヤ9によってワ
イヤボンディングすることにより、チップ部品8と半導
体素子6とを電気的に接続している。
【0016】すなわち、従来例におけるNi層3とAu
層4とを、Ni−B合金層10に置き換えたことのみが
本実施例と従来例との違いである。このNi−B合金層
10におけるBの含有量は約1重量%であり、電気メッ
キ法または無電解メッキ法あるいはスパッタ法や蒸着法
等、いかなる方法によって形成してもよいが、その膜厚
は5μm以上でなければならない。
【0017】このBを含有するNi合金は、Ni同様優
れた防錆効果を有している。そのため、配線層2上にN
i−B合金層10を形成することにより、従来例と同じ
ように、配線層2のWの酸化を防止することができる。
【0018】また、Bを含有するNi合金は、溶融ハン
ダぬれ性が良い上に、溶融ハンダへの溶解速度がAuの
約1/1000であるという性質をもっている。そのた
め、Ni−B合金層10上にハンダ7を付ける際、Ni
−B合金層10表面とハンダ7との界面において、ハン
ダ中のSnおよびPbとNiおよびBとは、ほとんど金
属間化合物を形成しない。従って、Ni−B合金層10
とハンダ7との接合強度、すなわちNi−B合金層10
のハンダ付性は、ヒートサイクルの繰り返しに対してほ
とんど低下することがない。
【0019】さらに、Ni中にBを含有させることによ
りNiの酸化が抑制されるため、Ni−B合金層10の
膜厚を5μm以上にすれば、Alボンディングワイヤ9
とNi−B合金層10との接合性を十分に確保すること
ができる。但し、AuボンディングワイヤとNi−B合
金層10とは接合しないため、Alボンディングワイヤ
9に代えてAuボンディングワイヤを使用することはで
きない。
【0020】このように本実施例においては、従来例の
Ni層3とAu層4とを、Ni−B合金層10に置き換
えるだけの簡単な変更によって、従来例と同じ効果を得
た上に、従来例の欠点であるハンダ付性の悪さを克服す
ることができる。
【0021】また、セラミック積層基板1を、どのよう
な配線基板(例えば、フェノール樹脂,エポキシ樹脂,
ポリアミド樹脂等と、紙,ガラス繊維等とからなるプリ
ント基板やフレキシブル基板等)に置き換えてもよい。
【0022】
【発明の効果】以上詳述したように、本発明の配線基板
上の配線の表面処理方法によれば、Alボンディングワ
イヤとの接合性が良いことに加え、溶融ハンダぬれ性お
よびハンダ付性が良く、そのハンダ付性がヒートサイク
ルの繰り返しによっても低下しないという優れた効果が
ある。
【図面の簡単な説明】
【図1】本発明を具体化した一実施例の配線基板上の配
線の表面処理方法を模式的に示す要部断面図である。
【図2】従来の配線基板上の配線の表面処理方法を模式
的に示す要部断面図である。
【符号の説明】
1…配線基板としてのセラミック積層基板、2…Wによ
る配線層、10…Bを含有するNi合金層、7…ハン
ダ、9…Al…ボンディングワイヤ
───────────────────────────────────────────────────── フロントページの続き (71)出願人 000004064 日本碍子株式会社 愛知県名古屋市瑞穂区須田町2番56号 (72)発明者 宮崎 幸保 愛知県刈谷市豊田町2丁目1番地 株式会 社豊田自動織機製作所内 (72)発明者 杉谷 伸芳 愛知県豊田市トヨタ町1番地 トヨタ自動 車 株式会社内 (72)発明者 下城 義秋 京都市山科区東野北井ノ上町5番地の22 京セラ株式会社内

Claims (1)

    【特許請求の範囲】
  1. 【請求項1】 配線基板の上に、WまたはCuおよびそ
    の合金からなる配線を形成し、その配線の表面にBを含
    有するNi合金層を被膜として形成し、そのNi合金層
    に対してハンダ付け及びAlボンディングワイヤをワイ
    ヤボンディングすることを特徴とする配線基板上の配線
    の表面処理方法。
JP4221824A 1992-08-20 1992-08-20 配線基板上の配線の表面処理方法 Pending JPH06216184A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP4221824A JPH06216184A (ja) 1992-08-20 1992-08-20 配線基板上の配線の表面処理方法
KR1019930015341A KR0127277B1 (ko) 1992-08-20 1993-08-17 배선기판상의 배선표면 처리방법
EP93113276A EP0588093A1 (en) 1992-08-20 1993-08-19 Method of treating surface of wiring on circuit board
TW082106729A TW239219B (ja) 1992-08-20 1993-08-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4221824A JPH06216184A (ja) 1992-08-20 1992-08-20 配線基板上の配線の表面処理方法

Publications (1)

Publication Number Publication Date
JPH06216184A true JPH06216184A (ja) 1994-08-05

Family

ID=16772767

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4221824A Pending JPH06216184A (ja) 1992-08-20 1992-08-20 配線基板上の配線の表面処理方法

Country Status (4)

Country Link
EP (1) EP0588093A1 (ja)
JP (1) JPH06216184A (ja)
KR (1) KR0127277B1 (ja)
TW (1) TW239219B (ja)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08335602A (ja) * 1995-06-08 1996-12-17 Ngk Spark Plug Co Ltd セラミック基板及びその製造方法
JPH1050751A (ja) * 1996-07-30 1998-02-20 Kyocera Corp ワイヤボンディング細線の接合方法
WO2005015965A1 (ja) * 2003-08-06 2005-02-17 Fcm Co., Ltd. ルテニウム層を形成した回路基板およびそれを含む製品
JP2007103428A (ja) * 2005-09-30 2007-04-19 Fuji Electric Device Technology Co Ltd 電子部品および電子部品の製造方法

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4077854A (en) * 1972-10-02 1978-03-07 The Bendix Corporation Method of manufacture of solderable thin film microcircuit with stabilized resistive films
EP0092971B1 (en) * 1982-04-27 1989-08-16 Richardson Chemical Company Process for selectively depositing a nickel-boron coating over a metallurgy pattern on a dielectric substrate and products produced thereby
JPH0634442B2 (ja) * 1986-11-25 1994-05-02 株式会社日立製作所 ムライト配線基板の製造方法
JPH01169996A (ja) * 1987-12-25 1989-07-05 Hitachi Ltd 湿式多層セラミック回路板のメタライズ方法

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08335602A (ja) * 1995-06-08 1996-12-17 Ngk Spark Plug Co Ltd セラミック基板及びその製造方法
JPH1050751A (ja) * 1996-07-30 1998-02-20 Kyocera Corp ワイヤボンディング細線の接合方法
WO2005015965A1 (ja) * 2003-08-06 2005-02-17 Fcm Co., Ltd. ルテニウム層を形成した回路基板およびそれを含む製品
JP2005057132A (ja) * 2003-08-06 2005-03-03 Fcm Kk 回路基板およびそれを含むことを特徴とする製品
JP2007103428A (ja) * 2005-09-30 2007-04-19 Fuji Electric Device Technology Co Ltd 電子部品および電子部品の製造方法

Also Published As

Publication number Publication date
EP0588093A1 (en) 1994-03-23
TW239219B (ja) 1995-01-21
KR0127277B1 (ko) 1998-04-06
KR940005200A (ko) 1994-03-16

Similar Documents

Publication Publication Date Title
JP2543619B2 (ja) 半導体装置用リ―ドフレ―ム
KR100381302B1 (ko) 반도체 장치 및 그 제조방법
US6255002B1 (en) Soldering of a semiconductor chip to a substrate
KR101224935B1 (ko) 반도체 장치용 리드프레임
JP2006062930A (ja) セラミックと金属との接合体及びその製造方法
US20040075168A1 (en) Semiconductor device bonded on circuit board via coil spring
US20070221704A1 (en) Method of manufacturing circuit device
JPH06216184A (ja) 配線基板上の配線の表面処理方法
JP2925815B2 (ja) 半導体チップ実装用リードフレームとその製造方法
JPS6050343B2 (ja) 半導体装置製造用リ−ドフレ−ム
JP2001060760A (ja) 回路電極およびその形成方法
JP2000077593A (ja) 半導体用リードフレーム
JPH1093004A (ja) 電子部品およびその製造方法
JPH1074879A (ja) 半導体装置用リードフレーム
US4501768A (en) Thin film floating zone metal coating technique
EP0697805A1 (en) Printed circuit board manufacture utilizing electroless palladium
JPH10313087A (ja) 電子部品用リード材
JP4012527B2 (ja) 電子部品の製造方法
JP2884872B2 (ja) 半導体装置の実装構造
JPH0985484A (ja) 鉛フリーはんだとそれを用いた実装方法及び実装品
JP3785822B2 (ja) 電極構造、該電極を備えたシリコン半導体素子、その製造方法及び該素子を実装した回路基板並びにその製造方法
JP3036291B2 (ja) 半導体装置の実装構造
JP4341137B2 (ja) 電子部品の実装構造
JP4328462B2 (ja) はんだコートリッド
JPH08316641A (ja) 一括接続法による多層配線基板