JPH0586866B2 - - Google Patents
Info
- Publication number
- JPH0586866B2 JPH0586866B2 JP60125416A JP12541685A JPH0586866B2 JP H0586866 B2 JPH0586866 B2 JP H0586866B2 JP 60125416 A JP60125416 A JP 60125416A JP 12541685 A JP12541685 A JP 12541685A JP H0586866 B2 JPH0586866 B2 JP H0586866B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- block
- layer
- pitch
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12541685A JPS61283143A (ja) | 1985-06-10 | 1985-06-10 | 半導体集積回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12541685A JPS61283143A (ja) | 1985-06-10 | 1985-06-10 | 半導体集積回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61283143A JPS61283143A (ja) | 1986-12-13 |
JPH0586866B2 true JPH0586866B2 (enrdf_load_stackoverflow) | 1993-12-14 |
Family
ID=14909560
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12541685A Granted JPS61283143A (ja) | 1985-06-10 | 1985-06-10 | 半導体集積回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61283143A (enrdf_load_stackoverflow) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2669615B2 (ja) * | 1987-03-18 | 1997-10-29 | 富士通株式会社 | 半導体集積回路の設計方法 |
JP2703233B2 (ja) * | 1987-09-25 | 1998-01-26 | 株式会社東芝 | 半導体集積回路の端子位置決定方法 |
JPH0513576A (ja) * | 1991-07-08 | 1993-01-22 | Nec Corp | 半導体集積回路の配線処理方法 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56118350A (en) * | 1980-02-21 | 1981-09-17 | Chiyou Lsi Gijutsu Kenkyu Kumiai | Semiconductor integrated circuit device |
-
1985
- 1985-06-10 JP JP12541685A patent/JPS61283143A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61283143A (ja) | 1986-12-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0020116B1 (en) | Masterslice semiconductor device and method of producing it | |
JPH09162279A (ja) | 半導体集積回路装置およびその製造方法 | |
WO2003058712A2 (en) | Method for assigning power and ground pins in array packages to enhance next level routing | |
US4234888A (en) | Multi-level large scale complex integrated circuit having functional interconnected circuit routed to master patterns | |
JP2005093575A (ja) | 半導体集積回路装置と配線レイアウト方法 | |
JPH0480538B2 (enrdf_load_stackoverflow) | ||
JPS61292341A (ja) | 半導体集積回路 | |
EP0021661B1 (en) | Semiconductor master-slice device | |
JPH0586866B2 (enrdf_load_stackoverflow) | ||
JPH0348669B2 (enrdf_load_stackoverflow) | ||
KR910007900B1 (ko) | 반도체 집적회로장치 | |
EP0408060A2 (en) | Semiconductor integrated circuit device and logic correcting method of the same | |
JPH0575179B2 (enrdf_load_stackoverflow) | ||
JPH05243535A (ja) | 半導体集積回路及びその設計方法 | |
JPH0817227B2 (ja) | 個性化可能な半導体チップ | |
JPS60144956A (ja) | 半導体装置の製造方法 | |
EP0074804B1 (en) | Semiconductor integrated circuit comprising a semiconductor substrate and interconnecting layers | |
JPS6329826B2 (enrdf_load_stackoverflow) | ||
JPH05102322A (ja) | 半導体装置の製造方法 | |
JP2752152B2 (ja) | スタンダードセルライブラリ及びそれを用いた自動配置配線方法 | |
JP2003060174A (ja) | 半導体集積回路の製造方法及びレチクル及び半導体集積回路装置 | |
JPH03255665A (ja) | 半導体集積回路装置 | |
JPH0475665B2 (enrdf_load_stackoverflow) | ||
JPH0513576A (ja) | 半導体集積回路の配線処理方法 | |
JP2712806B2 (ja) | 半導体集積回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |