JPH0581181B2 - - Google Patents

Info

Publication number
JPH0581181B2
JPH0581181B2 JP16965488A JP16965488A JPH0581181B2 JP H0581181 B2 JPH0581181 B2 JP H0581181B2 JP 16965488 A JP16965488 A JP 16965488A JP 16965488 A JP16965488 A JP 16965488A JP H0581181 B2 JPH0581181 B2 JP H0581181B2
Authority
JP
Japan
Prior art keywords
wiring
film
interlayer insulating
forming
base film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP16965488A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0218950A (ja
Inventor
Morya Nakahara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP16965488A priority Critical patent/JPH0218950A/ja
Priority to US07/376,655 priority patent/US5110762A/en
Publication of JPH0218950A publication Critical patent/JPH0218950A/ja
Publication of JPH0581181B2 publication Critical patent/JPH0581181B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP16965488A 1988-07-07 1988-07-07 半導体装置及びその製造方法 Granted JPH0218950A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP16965488A JPH0218950A (ja) 1988-07-07 1988-07-07 半導体装置及びその製造方法
US07/376,655 US5110762A (en) 1988-07-07 1989-07-07 Manufacturing a wiring formed inside a semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16965488A JPH0218950A (ja) 1988-07-07 1988-07-07 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JPH0218950A JPH0218950A (ja) 1990-01-23
JPH0581181B2 true JPH0581181B2 (enrdf_load_html_response) 1993-11-11

Family

ID=15890472

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16965488A Granted JPH0218950A (ja) 1988-07-07 1988-07-07 半導体装置及びその製造方法

Country Status (1)

Country Link
JP (1) JPH0218950A (enrdf_load_html_response)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0296331A (ja) * 1988-09-30 1990-04-09 Texas Instr Japan Ltd 半導体装置及びその製造方法
JPH04171921A (ja) * 1990-11-06 1992-06-19 Mitsubishi Electric Corp 半導体装置
KR950010854B1 (ko) * 1992-10-30 1995-09-25 현대전자산업주식회사 텅스텐 플러그 형성방법
KR100186509B1 (ko) * 1996-05-16 1999-04-15 문정환 반도체장치의 배선 형성방법

Also Published As

Publication number Publication date
JPH0218950A (ja) 1990-01-23

Similar Documents

Publication Publication Date Title
US4617193A (en) Planar interconnect for integrated circuits
US4630357A (en) Method for forming improved contacts between interconnect layers of an integrated circuit
US4822749A (en) Self-aligned metallization for semiconductor device and process using selectively deposited tungsten
US5055426A (en) Method for forming a multilevel interconnect structure on a semiconductor wafer
JP2576820B2 (ja) コンタクト・プラグの製造方法
US5327011A (en) Semiconductor device with enhanced via or contact hole connection between an interconnect layer and a connecting region
US5516726A (en) Method of manufacturing local interconnection for semiconductors
JPH0418701B2 (enrdf_load_html_response)
US5683938A (en) Method for filling contact holes with metal by two-step deposition
US4937657A (en) Self-aligned metallization for semiconductor device and process using selectively deposited tungsten
JPH0581181B2 (enrdf_load_html_response)
JPS61208241A (ja) 半導体装置の製造方法
JPH0259618B2 (enrdf_load_html_response)
JPH01150338A (ja) 配線形成方法
JP2940986B2 (ja) 半導体装置の製造方法
US20240304546A1 (en) Low resistance semiconductor interconnect structure
JP3208608B2 (ja) 配線形成方法
JP2723560B2 (ja) 半導体装置の製造方法
JP2855981B2 (ja) 半導体装置の製造方法
JPH0268952A (ja) 半導体装置及びその製造方法
JPH05218209A (ja) 半導体装置及びその製造方法
JPH04113655A (ja) 半導体装置およびその製造方法
KR100249827B1 (ko) 반도체 소자의 다층 금속 배선 제조방법
KR100236093B1 (ko) 반도체 소자의 금속 배선 구조 및 그의 제조 방법
JP2738358B2 (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees