JPH0564901B2 - - Google Patents
Info
- Publication number
- JPH0564901B2 JPH0564901B2 JP60289309A JP28930985A JPH0564901B2 JP H0564901 B2 JPH0564901 B2 JP H0564901B2 JP 60289309 A JP60289309 A JP 60289309A JP 28930985 A JP28930985 A JP 28930985A JP H0564901 B2 JPH0564901 B2 JP H0564901B2
- Authority
- JP
- Japan
- Prior art keywords
- clock
- write
- read
- data
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000005540 biological transmission Effects 0.000 claims description 34
- 238000005457 optimization Methods 0.000 claims description 16
- 238000010586 diagram Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 3
- 230000007704 transition Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 1
- 230000008054 signal transmission Effects 0.000 description 1
Landscapes
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60289309A JPS62149242A (ja) | 1985-12-24 | 1985-12-24 | ビツトバツフア回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP60289309A JPS62149242A (ja) | 1985-12-24 | 1985-12-24 | ビツトバツフア回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62149242A JPS62149242A (ja) | 1987-07-03 |
| JPH0564901B2 true JPH0564901B2 (cs) | 1993-09-16 |
Family
ID=17741513
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP60289309A Granted JPS62149242A (ja) | 1985-12-24 | 1985-12-24 | ビツトバツフア回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62149242A (cs) |
-
1985
- 1985-12-24 JP JP60289309A patent/JPS62149242A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62149242A (ja) | 1987-07-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6163545A (en) | System and method for data transfer across multiple clock domains | |
| US5247485A (en) | Memory device | |
| JPH0564901B2 (cs) | ||
| JPH0370314A (ja) | クロック断検出回路 | |
| JP3484660B2 (ja) | バッファメモリ容量不足検出回路 | |
| JPH04178047A (ja) | スキュー補償方式 | |
| JP2555723B2 (ja) | ビット・バッファ回路 | |
| JP2617575B2 (ja) | データ速度変換回路 | |
| JP3241663B2 (ja) | クロック乗替回路 | |
| JP2528965B2 (ja) | クロック位相制御回路 | |
| JP2626476B2 (ja) | フレームアライナ | |
| KR19980050372A (ko) | 데이타 전송 동기용 클럭 발생장치 | |
| JPH0616618B2 (ja) | クロツク非同期検出回路 | |
| JPH0322113B2 (cs) | ||
| JP2670105B2 (ja) | データ発生装置 | |
| JP3256464B2 (ja) | 非同期転送制御方式 | |
| JPH01204169A (ja) | バス転送制御方式 | |
| JPS63296532A (ja) | デ−タ転送制御方式 | |
| JPH01272324A (ja) | ディジタル位相制御回路 | |
| JPH1168879A (ja) | 通信回路及び通信回路制御プログラム | |
| JPS6184136A (ja) | スリツプ制御回路 | |
| JPH02135944A (ja) | ビットバッファ回路 | |
| JPH10283737A (ja) | ディジタル位相制御回路 | |
| JPS6395518A (ja) | クロツク乗りかえ回路 | |
| JPS61224739A (ja) | パルススタッフ同期装置 |