JPH0558511B2 - - Google Patents
Info
- Publication number
- JPH0558511B2 JPH0558511B2 JP61112264A JP11226486A JPH0558511B2 JP H0558511 B2 JPH0558511 B2 JP H0558511B2 JP 61112264 A JP61112264 A JP 61112264A JP 11226486 A JP11226486 A JP 11226486A JP H0558511 B2 JPH0558511 B2 JP H0558511B2
- Authority
- JP
- Japan
- Prior art keywords
- input
- circuit
- adder
- signal
- terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000008054 signal transmission Effects 0.000 claims description 14
- 238000011156 evaluation Methods 0.000 claims description 8
- 230000005540 biological transmission Effects 0.000 claims description 4
- 238000013461 design Methods 0.000 claims description 4
- 239000004065 semiconductor Substances 0.000 claims description 2
- 238000010586 diagram Methods 0.000 description 15
- 238000012360 testing method Methods 0.000 description 12
- 230000010355 oscillation Effects 0.000 description 7
- 238000012544 monitoring process Methods 0.000 description 4
- 238000000034 method Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Landscapes
- Testing Of Individual Semiconductor Devices (AREA)
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61112264A JPS62267675A (ja) | 1986-05-16 | 1986-05-16 | 集積回路評価回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61112264A JPS62267675A (ja) | 1986-05-16 | 1986-05-16 | 集積回路評価回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62267675A JPS62267675A (ja) | 1987-11-20 |
| JPH0558511B2 true JPH0558511B2 (pl) | 1993-08-26 |
Family
ID=14582349
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61112264A Granted JPS62267675A (ja) | 1986-05-16 | 1986-05-16 | 集積回路評価回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62267675A (pl) |
-
1986
- 1986-05-16 JP JP61112264A patent/JPS62267675A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62267675A (ja) | 1987-11-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5811983A (en) | Test ring oscillator | |
| JPH0560069B2 (pl) | ||
| US6223314B1 (en) | Method of dynamic on-chip digital integrated circuit testing | |
| IT1100622B (it) | Dispositivo per la prova di circuiti integrati | |
| JPH05281304A (ja) | テスト回路を内蔵したアナログ・ディジタル混在マスタ | |
| US6529033B1 (en) | Area efficient clock inverting circuit for design for testability | |
| JPS63139266A (ja) | 大規模集積回路のテストデ−タ作成方法 | |
| JPH0989980A (ja) | 半導体集積回路およびその評価方法 | |
| JPH0558511B2 (pl) | ||
| JPS645461B2 (pl) | ||
| JPS5883282A (ja) | 電子的アセンブリのテスト方法および装置 | |
| US6092226A (en) | Fabrication of test logic for level sensitive scan on a circuit | |
| JPH0568103B2 (pl) | ||
| JPH04160377A (ja) | 半導体集積回路 | |
| JP3395773B2 (ja) | 半導体装置 | |
| JPS63271966A (ja) | 半導体集積回路 | |
| JPS6262552A (ja) | 大規模集積回路 | |
| JPH04296112A (ja) | レジスタ回路 | |
| JPH0750149B2 (ja) | シフトレジスタのテスト方法 | |
| JP2972515B2 (ja) | 入出力バッファテスト回路 | |
| JPS60174963A (ja) | 電子パツケ−ジ試験回路 | |
| JP3086226B2 (ja) | 半導体装置 | |
| JPH01318262A (ja) | 集積回路及びその特性評価方法 | |
| Sziray | Switch-level test calculation for cmos circuits | |
| OPARE | MINIMISATION OF TEST APPLICATION TIME IN THE SCAN |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |