JPH0552686B1 - - Google Patents

Info

Publication number
JPH0552686B1
JPH0552686B1 JP58500147A JP50014782A JPH0552686B1 JP H0552686 B1 JPH0552686 B1 JP H0552686B1 JP 58500147 A JP58500147 A JP 58500147A JP 50014782 A JP50014782 A JP 50014782A JP H0552686 B1 JPH0552686 B1 JP H0552686B1
Authority
JP
Japan
Prior art keywords
multiplexer
output
fixed
programmable
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP58500147A
Other languages
English (en)
Japanese (ja)
Inventor
Thomas Ralph Woodward
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Unisys Corp
Original Assignee
Unisys Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Unisys Corp filed Critical Unisys Corp
Publication of JPH0552686B1 publication Critical patent/JPH0552686B1/ja
Pending legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1737—Controllable logic circuits using multiplexers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/002—Switching arrangements with several input- or output terminals
    • H03K17/005—Switching arrangements with several input- or output terminals with several inputs only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/04—Distributors combined with modulators or demodulators
    • H04J3/047—Distributors with transistors or integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
  • Measurement Of Length, Angles, Or The Like Using Electric Or Magnetic Means (AREA)
  • Length Measuring Devices With Unspecified Measuring Means (AREA)
  • Arrangements For Transmission Of Measured Signals (AREA)
JP58500147A 1981-11-18 1982-11-15 Pending JPH0552686B1 (https=)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/322,462 US4409683A (en) 1981-11-18 1981-11-18 Programmable multiplexer

Publications (1)

Publication Number Publication Date
JPH0552686B1 true JPH0552686B1 (https=) 1993-08-06

Family

ID=23255012

Family Applications (2)

Application Number Title Priority Date Filing Date
JP83500147A Pending JPS58501981A (ja) 1981-11-18 1982-11-15 プログラム可能なマルチプレクサ
JP58500147A Pending JPH0552686B1 (https=) 1981-11-18 1982-11-15

Family Applications Before (1)

Application Number Title Priority Date Filing Date
JP83500147A Pending JPS58501981A (ja) 1981-11-18 1982-11-15 プログラム可能なマルチプレクサ

Country Status (5)

Country Link
US (1) US4409683A (https=)
EP (1) EP0081917B1 (https=)
JP (2) JPS58501981A (https=)
DE (1) DE3271686D1 (https=)
WO (1) WO1983001880A1 (https=)

Families Citing this family (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4512018A (en) * 1983-03-08 1985-04-16 Burroughs Corporation Shifter circuit
GB8404480D0 (en) * 1984-02-21 1984-03-28 Int Computers Ltd Microprogram control
US4599721A (en) * 1984-04-02 1986-07-08 Tektronix, Inc. Programmable cross bar multiplexer
US4685106A (en) * 1984-08-31 1987-08-04 Sperry Corporation High rate multiplexer
US4680759A (en) * 1984-10-15 1987-07-14 Sperry Corporation Standard/proportional multiplexer
US4718063A (en) * 1985-06-20 1988-01-05 The United States Of America As Represented By The Secretary Of The Navy Optoelectronic integrated circuit multiplex
NO167250C (no) * 1985-07-16 1991-10-16 Siemens Ag Kanalfordeler for digitalsignaler.
US4758747A (en) * 1986-05-30 1988-07-19 Advanced Micro Devices, Inc. Programmable logic device with buried registers selectively multiplexed with output registers to ports, and preload circuitry therefor
US4752895A (en) * 1985-12-31 1988-06-21 The Boeing Company Ultrasonic inspection system apparatus and method using multiple receiving transducers
US4799177A (en) * 1985-12-31 1989-01-17 The Boeing Company Ultrasonic instrumentation for examination of variable-thickness objects
US4721868A (en) * 1986-09-23 1988-01-26 Advanced Micro Devices, Inc. IC input circuitry programmable for realizing multiple functions from a single input
US4897836A (en) * 1987-10-20 1990-01-30 Gazelle Microcircuits, Inc. Programmable connection path circuit
DE3889214T2 (de) * 1988-01-22 1994-11-17 Ibm Protokoll und Vorrichtung für selektives Abtasten von verschiedenen Leitungen, die mit einem Übertragungsgerät verbunden sind.
US5062105A (en) * 1990-01-02 1991-10-29 At&T Bell Laboratories Programmable multiplexing techniques for mapping a capacity domain into a time domain within a frame
US5065396A (en) * 1990-01-02 1991-11-12 At&T Bell Laboratories Inverse multiplexer and demultiplexer techniques
US5055712A (en) * 1990-04-05 1991-10-08 National Semiconductor Corp. Register file with programmable control, decode and/or data manipulation
US5198705A (en) * 1990-05-11 1993-03-30 Actel Corporation Logic module with configurable combinational and sequential blocks
US5055718A (en) * 1990-05-11 1991-10-08 Actel Corporation Logic module with configurable combinational and sequential blocks
US5483539A (en) * 1990-11-07 1996-01-09 Loral Aerospace Corp. Programmable PCM/TDM demultiplexer
US6759870B2 (en) 1991-09-03 2004-07-06 Altera Corporation Programmable logic array integrated circuits
US5550782A (en) * 1991-09-03 1996-08-27 Altera Corporation Programmable logic array integrated circuits
US20020130681A1 (en) 1991-09-03 2002-09-19 Cliff Richard G. Programmable logic array integrated circuits
US5260610A (en) * 1991-09-03 1993-11-09 Altera Corporation Programmable logic element interconnections for programmable logic array integrated circuits
US5410186A (en) * 1991-12-19 1995-04-25 International Business Machines Company Programmable digital to analog converter
US5483178A (en) * 1993-03-29 1996-01-09 Altera Corporation Programmable logic device with logic block outputs coupled to adjacent logic block output multiplexers
US5635857A (en) * 1994-12-08 1997-06-03 Unisys Corporation IC chip using a common multiplexor logic element for performing logic operations
US6049223A (en) * 1995-03-22 2000-04-11 Altera Corporation Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
US5977791A (en) 1996-04-15 1999-11-02 Altera Corporation Embedded memory block with FIFO mode for programmable logic device
US5959466A (en) 1997-01-31 1999-09-28 Actel Corporation Field programmable gate array with mask programmed input and output buffers
US5936426A (en) 1997-02-03 1999-08-10 Actel Corporation Logic function module for field programmable array
US5923675A (en) * 1997-02-20 1999-07-13 Teradyne, Inc. Semiconductor tester for testing devices with embedded memory
US6020760A (en) 1997-07-16 2000-02-01 Altera Corporation I/O buffer circuit with pin multiplexing
US6034857A (en) * 1997-07-16 2000-03-07 Altera Corporation Input/output buffer with overcurrent protection circuit
US6011744A (en) * 1997-07-16 2000-01-04 Altera Corporation Programmable logic device with multi-port memory
US6467017B1 (en) 1998-06-23 2002-10-15 Altera Corporation Programmable logic device having embedded dual-port random access memory configurable as single-port memory
US6262933B1 (en) 1999-01-29 2001-07-17 Altera Corporation High speed programmable address decoder
US6486702B1 (en) 1999-07-02 2002-11-26 Altera Corporation Embedded memory blocks for programmable logic
US6720796B1 (en) 2001-05-06 2004-04-13 Altera Corporation Multiple size memories in a programmable logic device
US7111110B1 (en) 2002-12-10 2006-09-19 Altera Corporation Versatile RAM for programmable logic device
WO2007138384A1 (en) * 2006-05-29 2007-12-06 Freescale Semiconductor, Inc. Method and device for switching data
US8130044B2 (en) * 2008-06-19 2012-03-06 Altera Corporation Phase-locked loop circuitry with multiple voltage-controlled oscillators

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5622079B2 (https=) * 1973-11-05 1981-05-22
US3992703A (en) * 1974-10-09 1976-11-16 Rockwell International Corporation Memory output circuit
US3979561A (en) * 1975-05-06 1976-09-07 The United States Of America As Represented By The Secretary Of The Navy Level-code encoded multiplexer
US4121055A (en) * 1977-06-06 1978-10-17 Microcom Corporation Integrated programmable commutation and signal conditioning circuit
US4122311A (en) * 1977-10-13 1978-10-24 Hughes Aircraft Company Electronic multiplexer for parallel, bi-directional scanning thermal imaging system
JPS602809B2 (ja) * 1977-11-24 1985-01-24 株式会社日立製作所 マルチプレクサ回路
US4270204A (en) * 1978-12-22 1981-05-26 Raytheon Company Multiplexer circuit

Also Published As

Publication number Publication date
US4409683A (en) 1983-10-11
WO1983001880A1 (en) 1983-05-26
DE3271686D1 (en) 1986-07-17
JPS58501981A (ja) 1983-11-17
EP0081917B1 (en) 1986-06-11
EP0081917A1 (en) 1983-06-22

Similar Documents

Publication Publication Date Title
JPH0552686B1 (https=)
US5148396A (en) Semiconductor integrated circuit memory enabling memory write masking
EP0110636A2 (en) Improvements in or relating to semiconductor memories
JPH07282581A (ja) 半導体記憶装置
US4930107A (en) Method and apparatus for programming and verifying programmable elements in programmable devices
JP2728829B2 (ja) ブロックライト機能を持つ半導体メモリ装置
US6725316B1 (en) Method and apparatus for combining architectures with logic option
US4881202A (en) Semiconductor memory device using partial decoders for redundancy
KR100578141B1 (ko) 읽기 속도를 향상시킬 수 있는 낸드 플래시 메모리 장치
US6044033A (en) NOR-type nonvolatile semiconductor memory device and a method for reading therefrom
KR100639635B1 (ko) 반도체 기억 장치
KR960001859B1 (ko) 반도체 메모리장치의 디코딩회로 및 그 방법
JP2006147145A (ja) 半導体メモリ装置の配置方法
US5274594A (en) Static RAM
JPH08255479A (ja) 半導体記憶装置
JP3450621B2 (ja) 記憶装置及び読み出し方法
KR940003084B1 (ko) 프로그래머블 로직 어레이
US6249466B1 (en) Row redundancy scheme
US5742539A (en) Integrated circuit for content addressable memory
JP2000021190A (ja) 半導体記憶装置
US4809229A (en) Data processing integrated circuit with improved decoder arrangement
JP2900944B2 (ja) 半導体メモリ
US5568444A (en) Adjacent row shift redundancy circuit having signal restorer coupled to programmable links
US4270189A (en) Read only memory circuit
JP4427575B2 (ja) 半導体記憶装置及びその動作制御方法