JPH0548998B2 - - Google Patents

Info

Publication number
JPH0548998B2
JPH0548998B2 JP60065880A JP6588085A JPH0548998B2 JP H0548998 B2 JPH0548998 B2 JP H0548998B2 JP 60065880 A JP60065880 A JP 60065880A JP 6588085 A JP6588085 A JP 6588085A JP H0548998 B2 JPH0548998 B2 JP H0548998B2
Authority
JP
Japan
Prior art keywords
clock
cpu
address
output
forming circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP60065880A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61224791A (ja
Inventor
Shigeo Tanaka
Kazuhiko Namiki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP60065880A priority Critical patent/JPS61224791A/ja
Publication of JPS61224791A publication Critical patent/JPS61224791A/ja
Publication of JPH0548998B2 publication Critical patent/JPH0548998B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
JP60065880A 1985-03-29 1985-03-29 画像表示用端末装置 Granted JPS61224791A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60065880A JPS61224791A (ja) 1985-03-29 1985-03-29 画像表示用端末装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60065880A JPS61224791A (ja) 1985-03-29 1985-03-29 画像表示用端末装置

Publications (2)

Publication Number Publication Date
JPS61224791A JPS61224791A (ja) 1986-10-06
JPH0548998B2 true JPH0548998B2 (enExample) 1993-07-23

Family

ID=13299730

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60065880A Granted JPS61224791A (ja) 1985-03-29 1985-03-29 画像表示用端末装置

Country Status (1)

Country Link
JP (1) JPS61224791A (enExample)

Also Published As

Publication number Publication date
JPS61224791A (ja) 1986-10-06

Similar Documents

Publication Publication Date Title
US4904990A (en) Display control device
US4956820A (en) Arbiter circuit for establishing priority control of read, write and refresh operations with respect to memory array
EP0136625B1 (en) Scan line synchronizer
JPH0548998B2 (enExample)
JP2557077B2 (ja) 同期アクセス方式のキヤラクタ表示システム
JPH03261996A (ja) 文字発生器
JPS61172484A (ja) ビデオフイ−ルドデコ−ダ
JP3011498B2 (ja) クロック生成回路
JP3024130B2 (ja) 任意位相抽出回路
JP3719831B2 (ja) 半導体記憶装置
JP2533371Y2 (ja) 多相クロック発生回路
US5349620A (en) Timer access control apparatus
KR900005588B1 (ko) 중앙처리장치 클럭과 캐릭터 클럭 분리회로
KR100429861B1 (ko) 온 스크린 디스플레이 시스템의 정적 메모리를 위한 프리 차지 신호 발생장치
KR0170649B1 (ko) 2차원 어드레스 발생기
KR0165394B1 (ko) 화상처리장치의 메모리 리프레쉬 방법 및 장치
JPH01284077A (ja) 同期信号発生器
JPS6365784A (ja) Ｃｒｔ表示装置
JPS61130989A (ja) Ｘ線画像処理装置
JPS62214478A (ja) 画像デ−タ記憶装置
JPH04257983A (ja) 画像制御装置
JPS59189722A (ja) タイミング信号発生回路
KR950001497A (ko) 모니터 전용 파이포 회로의 어드레스 제어회로
JPH0677228B2 (ja) クロック信号発生回路
JPH03296120A (ja) クロックジェネレータ

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees