JPS61224791A - 画像表示用端末装置 - Google Patents

画像表示用端末装置

Info

Publication number
JPS61224791A
JPS61224791A JP60065880A JP6588085A JPS61224791A JP S61224791 A JPS61224791 A JP S61224791A JP 60065880 A JP60065880 A JP 60065880A JP 6588085 A JP6588085 A JP 6588085A JP S61224791 A JPS61224791 A JP S61224791A
Authority
JP
Japan
Prior art keywords
clock
cpu
crtc
gate
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP60065880A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0548998B2 (enExample
Inventor
Shigeo Tanaka
繁雄 田中
Kazuhiko Namiki
和彦 並木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP60065880A priority Critical patent/JPS61224791A/ja
Publication of JPS61224791A publication Critical patent/JPS61224791A/ja
Publication of JPH0548998B2 publication Critical patent/JPH0548998B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
JP60065880A 1985-03-29 1985-03-29 画像表示用端末装置 Granted JPS61224791A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP60065880A JPS61224791A (ja) 1985-03-29 1985-03-29 画像表示用端末装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60065880A JPS61224791A (ja) 1985-03-29 1985-03-29 画像表示用端末装置

Publications (2)

Publication Number Publication Date
JPS61224791A true JPS61224791A (ja) 1986-10-06
JPH0548998B2 JPH0548998B2 (enExample) 1993-07-23

Family

ID=13299730

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60065880A Granted JPS61224791A (ja) 1985-03-29 1985-03-29 画像表示用端末装置

Country Status (1)

Country Link
JP (1) JPS61224791A (enExample)

Also Published As

Publication number Publication date
JPH0548998B2 (enExample) 1993-07-23

Similar Documents

Publication Publication Date Title
US5606338A (en) Display control device
US6535208B1 (en) Method and apparatus for locking a plurality of display synchronization signals
KR0162529B1 (ko) 멀티스캔 lcd 용 디스플레이 제어기와 디스플레이 제어방법
JP3324401B2 (ja) Ｐｌｌ回路
US4748504A (en) Video memory control apparatus
US5625311A (en) System clock generating circuit having a power saving mode capable of maintaining a satisfactory processing speed
EP0136625B1 (en) Scan line synchronizer
US4562402A (en) Method and apparatus for generating phase locked digital clock signals
JPS61224791A (ja) 画像表示用端末装置
JP2557077B2 (ja) 同期アクセス方式のキヤラクタ表示システム
JPS60225887A (ja) Ｃｒｔデイスプレイ装置
US5047759A (en) Image display system
JPS61172484A (ja) ビデオフイ−ルドデコ−ダ
JP3011498B2 (ja) クロック生成回路
US4701753A (en) Video display terminal with multi frequency dot clock
KR900005588B1 (ko) 중앙처리장치 클럭과 캐릭터 클럭 분리회로
KR100266164B1 (ko) 분할된 화면 동기 구현 방법 및 장치(Method for Emboding Sync of Divided Picture and Apparatus thereof)
JPS6365784A (ja) Ｃｒｔ表示装置
JP2715179B2 (ja) マイクロコンピュータ
KR880003605Y1 (ko) 시스템클럭 변환회로
JPS63163390A (ja) グラフイツク機能付ｃｒｔｃコントロ−ラ
JPH03296120A (ja) クロックジェネレータ
JPH06161414A (ja) 表示制御システム
JPH0865542A (ja) 水平同期回路
JPH0345837B2 (enExample)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees