JPH0546582B2 - - Google Patents

Info

Publication number
JPH0546582B2
JPH0546582B2 JP61211304A JP21130486A JPH0546582B2 JP H0546582 B2 JPH0546582 B2 JP H0546582B2 JP 61211304 A JP61211304 A JP 61211304A JP 21130486 A JP21130486 A JP 21130486A JP H0546582 B2 JPH0546582 B2 JP H0546582B2
Authority
JP
Japan
Prior art keywords
memory mode
sent
real
clock
microprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61211304A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6366649A (ja
Inventor
Kyoshi Sudo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61211304A priority Critical patent/JPS6366649A/ja
Publication of JPS6366649A publication Critical patent/JPS6366649A/ja
Publication of JPH0546582B2 publication Critical patent/JPH0546582B2/ja
Granted legal-status Critical Current

Links

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP61211304A 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式 Granted JPS6366649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61211304A JPS6366649A (ja) 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61211304A JPS6366649A (ja) 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式

Publications (2)

Publication Number Publication Date
JPS6366649A JPS6366649A (ja) 1988-03-25
JPH0546582B2 true JPH0546582B2 (OSRAM) 1993-07-14

Family

ID=16603725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61211304A Granted JPS6366649A (ja) 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式

Country Status (1)

Country Link
JP (1) JPS6366649A (OSRAM)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008293484A (ja) * 2007-04-27 2008-12-04 Panasonic Corp バッファメモリ共有装置

Also Published As

Publication number Publication date
JPS6366649A (ja) 1988-03-25

Similar Documents

Publication Publication Date Title
US4218743A (en) Address translation apparatus
JP2589713B2 (ja) データプロセッサ及びデータ処理システム
US5247639A (en) Microprocessor having cache bypass signal terminal
JPH01156845A (ja) メモリ・システム
EP0239359B1 (en) Address translation circuit
JPH0520197A (ja) 記憶管理システム及びマイクロプロセツサ
JPH0546582B2 (OSRAM)
JP2514292B2 (ja) オペランドペ―ジメモリ及び命令ペ―ジメモリを有するコンピュ―タシステム
JP2578182B2 (ja) デ−タ処理装置及びデ−タ処理システム
JPH0567000A (ja) マイクロプロセツサ
JPH0344748A (ja) メモリデータ読出制御方式
JPH0573424A (ja) 高速アドレス変換方式
JPH0439099B2 (OSRAM)
JPS646492B2 (OSRAM)
JPH05197612A (ja) データ・アクセス回路
JPS60132254A (ja) デ−タ処理装置
JPS623353A (ja) アドレス空間拡張装置
JPS58196681A (ja) 仮想マシンシステムにおけるアドレス変換方式
JPH04112251A (ja) マイクロコンピュータ
JPS608971A (ja) 中央処理装置
JPH03174677A (ja) マイクロプロセッサ
JPH05233845A (ja) インサーキットエミュレータ
JPH01269140A (ja) メモリ拡張回路
JPS58196680A (ja) 仮想マシンシステムにおけるアドレス変換方式
JPS6266333A (ja) 間接アドレスレジスタ制御方式