JPS6366649A - 仮想記憶モ−ドにおける命令実行制御方式 - Google Patents

仮想記憶モ−ドにおける命令実行制御方式

Info

Publication number
JPS6366649A
JPS6366649A JP61211304A JP21130486A JPS6366649A JP S6366649 A JPS6366649 A JP S6366649A JP 61211304 A JP61211304 A JP 61211304A JP 21130486 A JP21130486 A JP 21130486A JP S6366649 A JPS6366649 A JP S6366649A
Authority
JP
Japan
Prior art keywords
memory mode
real
clock
microprocessor
sent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP61211304A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0546582B2 (OSRAM
Inventor
Kiyoshi Sudo
清 須藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61211304A priority Critical patent/JPS6366649A/ja
Publication of JPS6366649A publication Critical patent/JPS6366649A/ja
Publication of JPH0546582B2 publication Critical patent/JPH0546582B2/ja
Granted legal-status Critical Current

Links

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E60/00—Enabling technologies; Technologies with a potential or indirect contribution to GHG emissions mitigation
    • Y02E60/10—Energy storage using batteries

Landscapes

  • Memory System Of A Hierarchy Structure (AREA)
JP61211304A 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式 Granted JPS6366649A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61211304A JPS6366649A (ja) 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61211304A JPS6366649A (ja) 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式

Publications (2)

Publication Number Publication Date
JPS6366649A true JPS6366649A (ja) 1988-03-25
JPH0546582B2 JPH0546582B2 (OSRAM) 1993-07-14

Family

ID=16603725

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61211304A Granted JPS6366649A (ja) 1986-09-08 1986-09-08 仮想記憶モ−ドにおける命令実行制御方式

Country Status (1)

Country Link
JP (1) JPS6366649A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008293484A (ja) * 2007-04-27 2008-12-04 Panasonic Corp バッファメモリ共有装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008293484A (ja) * 2007-04-27 2008-12-04 Panasonic Corp バッファメモリ共有装置

Also Published As

Publication number Publication date
JPH0546582B2 (OSRAM) 1993-07-14

Similar Documents

Publication Publication Date Title
US4218743A (en) Address translation apparatus
US6553435B1 (en) DMA transfer method for a system including a single-chip processor with a processing core and a device interface in different clock domains
JPH01156845A (ja) メモリ・システム
JPH0312339B2 (OSRAM)
US5546567A (en) System for limiting change in bus clock frequency to duration of I/O operation upon completion signal
US4999807A (en) Data input circuit having latch circuit
US4849876A (en) Address translation circuit including two translation buffers
JPH0520197A (ja) 記憶管理システム及びマイクロプロセツサ
JPH04308953A (ja) 仮想アドレス計算機装置
JPS6366649A (ja) 仮想記憶モ−ドにおける命令実行制御方式
EP0291557A1 (en) Hardware demand fetch cycle system interface
JPH0567000A (ja) マイクロプロセツサ
EP0501621A2 (en) Address prediction and verification for burst cycle data reads
KR0144825B1 (ko) 시스템 제어기의 실시간 클럭 제어기
JPH09311812A (ja) マイクロコンピュータ
JPH0690686B2 (ja) アドレス変換索引機構無効化装置
JP2650789B2 (ja) キャッシュメモリ装置
JPH05197612A (ja) データ・アクセス回路
US6430647B1 (en) Data processing system for use in conjunction with a font card or the like
JPS63245743A (ja) メモリアクセス方式
JPS63201852A (ja) キヤツシユメモリのアクセス制御方式
JP2594919B2 (ja) ロジックｌｓｉ
KR100219474B1 (ko) 프린터
JPS623353A (ja) アドレス空間拡張装置
JPS6168654A (ja) メモリ制御方式