JPH054279Y2 - - Google Patents

Info

Publication number
JPH054279Y2
JPH054279Y2 JP13620286U JP13620286U JPH054279Y2 JP H054279 Y2 JPH054279 Y2 JP H054279Y2 JP 13620286 U JP13620286 U JP 13620286U JP 13620286 U JP13620286 U JP 13620286U JP H054279 Y2 JPH054279 Y2 JP H054279Y2
Authority
JP
Japan
Prior art keywords
insulating sheet
area
terminal
conductor
bonding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP13620286U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6343433U (enrdf_load_html_response
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP13620286U priority Critical patent/JPH054279Y2/ja
Publication of JPS6343433U publication Critical patent/JPS6343433U/ja
Application granted granted Critical
Publication of JPH054279Y2 publication Critical patent/JPH054279Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
JP13620286U 1986-09-04 1986-09-04 Expired - Lifetime JPH054279Y2 (enrdf_load_html_response)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP13620286U JPH054279Y2 (enrdf_load_html_response) 1986-09-04 1986-09-04

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP13620286U JPH054279Y2 (enrdf_load_html_response) 1986-09-04 1986-09-04

Publications (2)

Publication Number Publication Date
JPS6343433U JPS6343433U (enrdf_load_html_response) 1988-03-23
JPH054279Y2 true JPH054279Y2 (enrdf_load_html_response) 1993-02-02

Family

ID=31039100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP13620286U Expired - Lifetime JPH054279Y2 (enrdf_load_html_response) 1986-09-04 1986-09-04

Country Status (1)

Country Link
JP (1) JPH054279Y2 (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS6343433U (enrdf_load_html_response) 1988-03-23

Similar Documents

Publication Publication Date Title
US6103547A (en) High speed IC package configuration
JP2582013B2 (ja) 樹脂封止型半導体装置及びその製造方法
US6630372B2 (en) Method for routing die interconnections using intermediate connection elements secured to the die face
KR860000410B1 (ko) 반도체장치 및 그 조립방법
KR930002812B1 (ko) 반도체장치 패키지 및 그 패키지의 제조방법
JPH0399455A (ja) 高性能のプラスチックでカプセル封じされた集積回路のパッケージ
JPH06236946A (ja) ヒートスプレッダ及びリードとプラスチックパッケージとの間の強化接着を有する半導体デバイス
JP3059097B2 (ja) 電子回路盤とその製造方法
JPS6290953A (ja) 樹脂封止型半導体装置
US6271057B1 (en) Method of making semiconductor chip package
JPH054279Y2 (enrdf_load_html_response)
JPH0864635A (ja) 半導体装置
KR970001891B1 (ko) 반도체장치와 반도체장치의 제조방법
JPH05326817A (ja) マルチチップパッケージ
JP2652222B2 (ja) 電子部品搭載用基板
JP3027269U (ja) 電子部品用パッケージ
JP2568057B2 (ja) 集積回路装置
JPS62226636A (ja) プラスチツクチツプキヤリア
JP2505359Y2 (ja) 半導体搭載用基板
JPH0451488Y2 (enrdf_load_html_response)
JPH11121642A (ja) 半導体装置およびその製造方法
JP2890795B2 (ja) 混成集積回路
JPH1022329A (ja) 半導体装置
JPH0521634A (ja) 半導体装置
JPS634951B2 (enrdf_load_html_response)