JPH0527141B2 - - Google Patents
Info
- Publication number
- JPH0527141B2 JPH0527141B2 JP58077433A JP7743383A JPH0527141B2 JP H0527141 B2 JPH0527141 B2 JP H0527141B2 JP 58077433 A JP58077433 A JP 58077433A JP 7743383 A JP7743383 A JP 7743383A JP H0527141 B2 JPH0527141 B2 JP H0527141B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- information
- firmware
- control
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7743383A JPS59202543A (ja) | 1983-05-04 | 1983-05-04 | 電子計算機の制御方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP7743383A JPS59202543A (ja) | 1983-05-04 | 1983-05-04 | 電子計算機の制御方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59202543A JPS59202543A (ja) | 1984-11-16 |
JPH0527141B2 true JPH0527141B2 (enrdf_load_stackoverflow) | 1993-04-20 |
Family
ID=13633869
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP7743383A Granted JPS59202543A (ja) | 1983-05-04 | 1983-05-04 | 電子計算機の制御方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59202543A (enrdf_load_stackoverflow) |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS51129143A (en) * | 1975-05-02 | 1976-11-10 | Mitsubishi Electric Corp | Virtual memory control system |
JPS57207951A (en) * | 1981-06-18 | 1982-12-20 | Nec Corp | Microprogram controlling type data processor |
-
1983
- 1983-05-04 JP JP7743383A patent/JPS59202543A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59202543A (ja) | 1984-11-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5386565A (en) | Method and system for controlling/monitoring computer system having plural operating systems to run thereon | |
JPH0242569A (ja) | ベクター処理システムに用いる文脈スイッチング方法及び装置 | |
JP3439033B2 (ja) | 割り込み制御装置及びプロセッサ | |
US5003458A (en) | Suspended instruction restart processing system based on a checkpoint microprogram address | |
US5146569A (en) | System for storing restart address of microprogram, determining the validity, and using valid restart address to resume execution upon removal of suspension | |
JPS6250934A (ja) | 処理装置の割込制御方式 | |
JPH0810437B2 (ja) | 仮想計算機システムのゲスト実行制御方式 | |
JPH0527141B2 (enrdf_load_stackoverflow) | ||
JPH04373026A (ja) | プログラム中断方法 | |
JPH0377137A (ja) | 情報処理装置 | |
JP2876791B2 (ja) | 例外処理装置および例外処理方法 | |
JPS6336023B2 (enrdf_load_stackoverflow) | ||
JP2005275703A (ja) | プロセッサ及びコンテキスト切り替え方法 | |
JPS62125437A (ja) | 付加プロセツサの制御方法 | |
JP2765831B2 (ja) | データ処理装置 | |
JPS62267869A (ja) | ベクトル・プロセツサにおける演算例外時の処理方式 | |
JP2979108B2 (ja) | データ処理装置における非同期処理の同期化方式 | |
JPH05224894A (ja) | オペレーティングシステムの切替え方式 | |
JPH0133856B2 (enrdf_load_stackoverflow) | ||
JPS6252900B2 (enrdf_load_stackoverflow) | ||
JPH0150936B2 (enrdf_load_stackoverflow) | ||
JPS62276634A (ja) | 仮想計算機システム | |
JPH03154139A (ja) | キャッシュメモリ | |
JPS5846444A (ja) | 電子計算機 | |
JPS60142744A (ja) | 多重言語処理システム |