JPH0447854B2 - - Google Patents

Info

Publication number
JPH0447854B2
JPH0447854B2 JP268783A JP268783A JPH0447854B2 JP H0447854 B2 JPH0447854 B2 JP H0447854B2 JP 268783 A JP268783 A JP 268783A JP 268783 A JP268783 A JP 268783A JP H0447854 B2 JPH0447854 B2 JP H0447854B2
Authority
JP
Japan
Prior art keywords
instruction
handshake
parent
special
child
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP268783A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59127156A (ja
Inventor
Naoya Oono
Hideo Kubo
Shinji Nanba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP268783A priority Critical patent/JPS59127156A/ja
Publication of JPS59127156A publication Critical patent/JPS59127156A/ja
Publication of JPH0447854B2 publication Critical patent/JPH0447854B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/54—Interprogram communication

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP268783A 1983-01-11 1983-01-11 仮想計算機システム Granted JPS59127156A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP268783A JPS59127156A (ja) 1983-01-11 1983-01-11 仮想計算機システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP268783A JPS59127156A (ja) 1983-01-11 1983-01-11 仮想計算機システム

Publications (2)

Publication Number Publication Date
JPS59127156A JPS59127156A (ja) 1984-07-21
JPH0447854B2 true JPH0447854B2 (enrdf_load_stackoverflow) 1992-08-05

Family

ID=11536193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP268783A Granted JPS59127156A (ja) 1983-01-11 1983-01-11 仮想計算機システム

Country Status (1)

Country Link
JP (1) JPS59127156A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6336304A (ja) * 1986-07-30 1988-02-17 Omron Tateisi Electronics Co プログラマブル・コントロ−ラ・システム
JP2008108075A (ja) * 2006-10-25 2008-05-08 Matsushita Electric Ind Co Ltd タスク切替え制御方法及びコンピュータシステム

Also Published As

Publication number Publication date
JPS59127156A (ja) 1984-07-21

Similar Documents

Publication Publication Date Title
US6772419B1 (en) Multi OS configuration system having an interrupt process program executes independently of operation of the multi OS
JP2692609B2 (ja) マルチタスクのプログラムデバッグ方法とその装置
US9092255B2 (en) Multi-core processor system, computer product, and control method for interrupt execution
US20100299472A1 (en) Multiprocessor system and computer program product
JPH0792761B2 (ja) 仮想計算機システムの入出力制御方法
JPH0814795B2 (ja) マルチプロセッサ仮想計算機システム
JP2539352B2 (ja) 階層型多重計算機システム
JP2870254B2 (ja) 仮想計算機の入出力割り込み処理方式
JPH05216689A (ja) コンピュータ装置およびコンピュータ装置を動作させる方法
CN112596921A (zh) 系统调用处理方法及处理装置
JPH0447854B2 (enrdf_load_stackoverflow)
JP4026667B2 (ja) マルチｏｓ構成方法
JP2001216172A (ja) マルチｏｓ構成方法
JP2553526B2 (ja) マルチタスク処理装置
JPS603229B2 (ja) 情報処理方式
JPH08272757A (ja) マルチプロセッサシステム及びプログラム起動方法
JPS5958553A (ja) 統合型仮想計算機のディスパッチ制御方式
JPS62221041A (ja) 仮想計算機システムにおけるデイスパツチ制御装置
JPH08320809A (ja) 外乱プロセス排除方式
JPH0754469B2 (ja) 仮想計算機システムのための入出力命令実行装置
JPH0518140B2 (enrdf_load_stackoverflow)
JP2581327B2 (ja) 仮想計算機の入出力割込み処理方式
JPH02187830A (ja) 割り込み制御方式
JPS5938993A (ja) 仮想計算機システム
JPH0762828B2 (ja) エミュレーション方法