JPH0518470B2 - - Google Patents
Info
- Publication number
- JPH0518470B2 JPH0518470B2 JP26725385A JP26725385A JPH0518470B2 JP H0518470 B2 JPH0518470 B2 JP H0518470B2 JP 26725385 A JP26725385 A JP 26725385A JP 26725385 A JP26725385 A JP 26725385A JP H0518470 B2 JPH0518470 B2 JP H0518470B2
- Authority
- JP
- Japan
- Prior art keywords
- region
- mesa
- channel stopper
- semiconductor substrate
- mesa groove
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Weting (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26725385A JPS62128180A (ja) | 1985-11-29 | 1985-11-29 | メサ型半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP26725385A JPS62128180A (ja) | 1985-11-29 | 1985-11-29 | メサ型半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62128180A JPS62128180A (ja) | 1987-06-10 |
| JPH0518470B2 true JPH0518470B2 (OSRAM) | 1993-03-12 |
Family
ID=17442263
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP26725385A Granted JPS62128180A (ja) | 1985-11-29 | 1985-11-29 | メサ型半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS62128180A (OSRAM) |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7384854B2 (en) * | 2002-03-08 | 2008-06-10 | International Business Machines Corporation | Method of forming low capacitance ESD robust diodes |
| JP4901300B2 (ja) * | 2006-05-19 | 2012-03-21 | 新電元工業株式会社 | 半導体装置の製造方法 |
| US7888745B2 (en) * | 2006-06-21 | 2011-02-15 | International Business Machines Corporation | Bipolar transistor with dual shallow trench isolation and low base resistance |
-
1985
- 1985-11-29 JP JP26725385A patent/JPS62128180A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS62128180A (ja) | 1987-06-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US2861018A (en) | Fabrication of semiconductive devices | |
| JP3328309B2 (ja) | 半導体基板加工方法 | |
| US3202887A (en) | Mesa-transistor with impurity concentration in the base decreasing toward collector junction | |
| JPH01135070A (ja) | 半導体基板の製造方法 | |
| JPH04283914A (ja) | 貼り合わせ半導体基板とその製造方法 | |
| JPH023266A (ja) | 導電性再結合層を有するバイポーラ半導体デバイス | |
| JPH0518470B2 (OSRAM) | ||
| JPS63246841A (ja) | シリコン結晶体の誘電体分離法 | |
| JPH0258873A (ja) | 積層構造半導体基板および半導体装置 | |
| JPH0462847A (ja) | 半導体装置及びその製造方法 | |
| US5132770A (en) | Semiconductor device having improved multi-layered substrate structure | |
| JPH01194369A (ja) | 埋込ツェナー・ダイオード及びその形成方法 | |
| JPS62221122A (ja) | 半導体装置の製造方法 | |
| JP2969669B2 (ja) | 半導体装置の製造方法 | |
| JPS6243167A (ja) | メサ型半導体装置 | |
| JPS613469A (ja) | 双方向性ツエナ−ダイオ−ド | |
| KR960015929B1 (ko) | 바이폴라 트랜지스터의 매입층 제조방법 | |
| JPS6126267A (ja) | 双方向性ツエナ−ダイオ−ド | |
| JPS5961191A (ja) | 半導体装置の製造方法 | |
| JP2708829B2 (ja) | 炭化ケイ素の電極形成方法 | |
| JPH0645429A (ja) | 半導体装置の製造方法 | |
| JPS62156820A (ja) | 半導体素子の製造方法 | |
| JPS6017961A (ja) | 半導体制御整流素子の製造方法 | |
| JPS58108772A (ja) | トランジスタの製造方法 | |
| JPH02177557A (ja) | 半導体装置の製造方法 |